System-on-a-Chip structure having a multiple channel bus bridge
First Claim
1. A system-on-a-chip integrated circuit structure comprising:
- a bridge having a plurality of channels in said bridge;
a processor local bus connected to said bridge, wherein said bridge includes a first channel dedicated to said processor local bus;
at least one logic device connected to said processor local bus;
a peripheral device bus connected to said bridge, wherein said bridge includes a second channel dedicated to said peripheral device bus;
at least one peripheral device connected to said peripheral device bus;
at least one memory unit connected to said bridge, wherein said bridge includes a third channel dedicated to said memory unit; and
at least one input/output unit connected to said bridge, wherein said bridge includes a fourth channel dedicated to said input/output unit.
7 Assignments
0 Petitions
Accused Products
Abstract
A system-on-a-chip integrated circuit structure includes a bridge having a plurality of channels, a processor local bus connected to the bridge (wherein the bridge includes a first channel dedicated to the processor local bus), at least one logic device connected to the processor local bus, a peripheral device bus connected to the bridge (wherein the bridge includes a second channel dedicated to the peripheral device bus), at least one peripheral device connected to the peripheral device bus, at least one memory unit connected to the bridge (wherein the bridge includes a third channel dedicated to the memory unit), and at least one input/output unit connected to the bridge (wherein the bridge includes a fourth channel dedicated to the input/output unit).
41 Citations
27 Claims
-
1. A system-on-a-chip integrated circuit structure comprising:
-
a bridge having a plurality of channels in said bridge; a processor local bus connected to said bridge, wherein said bridge includes a first channel dedicated to said processor local bus; at least one logic device connected to said processor local bus; a peripheral device bus connected to said bridge, wherein said bridge includes a second channel dedicated to said peripheral device bus; at least one peripheral device connected to said peripheral device bus; at least one memory unit connected to said bridge, wherein said bridge includes a third channel dedicated to said memory unit; and at least one input/output unit connected to said bridge, wherein said bridge includes a fourth channel dedicated to said input/output unit. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A system-on-a-chip integrated circuit structure comprising:
-
A bridge having a plurality of channels; At least one bus connected to a unique dedicated channel in said bridge; At least one memory unit connected to a unique dedicated channel in said bridge; and At least one input/output unit connected to a unique dedicated channel in said bridge; Wherein said at least one bus includes; A processor local bus connected to said bridge, wherein said bridge includes a first channel dedicated to said processor local bus; and A peripheral device bus connected to said bridge, wherein said bridge includes a second channel dedicated to said peripheral device bus, wherein said structure further comprises; at least one logic device connected to said processor local bus; and at least one peripheral device connected to said peripheral device bus. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A bridge for a system-on-a-chip (SoC) integrated circuit structure comprising:
-
A plurality of dedicated channels in said bridge each uniquely connected to one or more of; At least one bus within said SoC; At least one memory unit within said SoC; At least one input/output unit within said SoC; and At least one peripheral device within said SoC; Wherein said at least one bus includes; A processor local bus connected to said bridge, wherein said bridge includes a first channel dedicated to said processor local bus; and A peripheral device bus connected to said bridge, wherein said bridge includes a second channel dedicated to said peripheral device bus, wherein said SoC includes; At least one logic device connected to said processor local bus; and At least one peripheral device connected to said peripheral device bus. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26, 27)
-
Specification