Interfacing at least one information stream with at least one modulator
First Claim
Patent Images
1. A method for interfacing with a modulator in a broadband communication system, the method comprising the steps of:
- receiving a plurality of packet streams, the packet streams containing a plurality of packets, including packets containing reverse channel synchronization messages;
buffering each packet from the plurality of packet streams;
detecting a packet identifier within each packet;
remapping the packet identifier within each packet; and
combining the plurality of packet streams into a single stream.
3 Assignments
0 Petitions
Accused Products
Abstract
An interface is provided for interfacing at least one information stream with at least one modulator in the headend or hub of a broadband communications system. The interface allows for separating the media access control function from the modulator. By updating timing references, variable delays are handled appropriately.
-
Citations
38 Claims
-
1. A method for interfacing with a modulator in a broadband communication system, the method comprising the steps of:
-
receiving a plurality of packet streams, the packet streams containing a plurality of packets, including packets containing reverse channel synchronization messages; buffering each packet from the plurality of packet streams; detecting a packet identifier within each packet; remapping the packet identifier within each packet; and combining the plurality of packet streams into a single stream. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method for interfacing with a modulator in a broadband communication system, the method comprising the steps of:
-
receiving a plurality of packet streams, the packet streams containing a plurality of transport packets, including shared reverse channel timing control information; buffering each of the plurality of packet streams; and integrating the buffered plurality of packet streams into one stream, wherein the shared reverse channel timing control information in the plurality of packets is generated in order to synchronize reverse channel transmissions received from a plurality of cable modems. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27)
-
-
28. An apparatus for interfacing a plurality of information streams, the information streams comprising data streams conforming to the DOCSIS standard, each data stream comprising a plurality of transport packets, the plurality of transport packets conforming to the MPEG protocol, each of the plurality of transport packets having a packet identification, the apparatus comprising:
-
a plurality of buffers, each buffer containing one of the plurality of information streams;
a selector, configured to select a transport packet from the plurality of buffers;a remapper, configured to remap a packet identification of the transport packet of the selected stream with a unique packet identification, the unique packet identification corresponding a source of the information stream; and a time reference adjuster, configured to adjust the time reference of the transport packet of the selected data stream; and
an asynchronous serial interface. - View Dependent Claims (29, 30, 31, 32, 33, 34, 35, 36)
-
-
37. An apparatus for interfacing with a modulator in a broadband communication system, the apparatus comprising:
-
a plurality of buffers configured to receive individual packets from a plurality of packet streams including packets containing reverse channel synchronization messages; a detector configured to detect a packet identifier within each packet; a remapper configured to remap the packet identifier within each packet; and an asynchronous serial interface.
-
-
38. An apparatus for interfacing with a modulator in a broadband communication system, the apparatus comprising:
-
a multiplexer configured to integrate a plurality of packet streams into one stream containing a plurality of transport packets, including packets sharing a reverse channel; a timing control configured to provide an adjusted timing control for maintaining reverse channel synchronization of each reverse channel packet; a remapper configured to remap a packet identifier within each packet; and an asynchronous serial interface connected to the timing control.
-
Specification