Method for reducing wafer arcing
First Claim
Patent Images
1. A method for reducing wafer damage during an etching process, comprising:
- assigning a first bias voltage from a plurality of bias voltages, wherein each one of the plurality of bias voltages correspond to at least one of a plurality of etching processes;
generating the assigned bias voltage before initiation of a selected one of the plurality of etching processes;
applying the assigned bias voltage to an electrostatic chuck before initiation of the selected one of the plurality of etching processes; and
performing the selected one of the plurality of etching processes;
wherein the assigned bias voltage generates a voltage differential between adjacent metal structures within a dielectric of the wafer, wherein the voltage differential is less than an electrical breakdown strength of the dielectric layer when the selected one of the plurality of etching processes is being performed.
1 Assignment
0 Petitions
Accused Products
Abstract
A method for reducing wafer damage during an etching process is provided. In one of the many embodiments, the method includes assigning a bias voltage to each of at least one etching process, and generating the assigned bias voltage before initiation of one of the at least one etching process. The method further includes applying the assigned bias voltage to an electrostatic chuck before initiation of one of the at least one etching processes. The assigned bias voltage level reduces wafer arcing.
34 Citations
22 Claims
-
1. A method for reducing wafer damage during an etching process, comprising:
-
assigning a first bias voltage from a plurality of bias voltages, wherein each one of the plurality of bias voltages correspond to at least one of a plurality of etching processes; generating the assigned bias voltage before initiation of a selected one of the plurality of etching processes; applying the assigned bias voltage to an electrostatic chuck before initiation of the selected one of the plurality of etching processes; and performing the selected one of the plurality of etching processes; wherein the assigned bias voltage generates a voltage differential between adjacent metal structures within a dielectric of the wafer, wherein the voltage differential is less than an electrical breakdown strength of the dielectric layer when the selected one of the plurality of etching processes is being performed. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method for reducing wafer damage during an etching process, comprising:
-
generating a recipe bias table that includes associations between each one of a plurality of bias voltages and each one of a plurality of etching processes; determining a first etching process from the plurality of etching processes to be conducted; matching the first etching process to a corresponding first bias voltage by using the associations in a recipe table; generating the first bias voltage; applying the first bias voltage to an electrostatic chuck before initiation of the first etching process; and performing the first etching process; wherein the one of the first bias voltage generates a voltage differential between adjacent metal structures within a dielectric of the wafer, wherein the voltage differential is less than an electrical breakdown strength of the dielectric layer when the first etching processes is being performed. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15)
-
-
16. A method for determining bias voltage for reducing wafer damage during an etching process, comprising:
-
determining a first etching process to be conducted; and matching the first etching process to a corresponding first bias voltage by using associations in a recipe table which includes associations between each one of a plurality of bias voltages and a corresponding each one of a plurality of etching processes process, wherein the one of the first bias voltage generates a voltage differential between adjacent metal structures within a dielectric of the wafer, wherein the voltage differential is less than an electrical breakdown strength of the dielectric layer when the first etching processes is being performed. - View Dependent Claims (17, 18, 19)
-
-
20. A computer readable media having program instructions for determining bias voltage for reducing wafer damage where a bias voltage setting circuit determines the bias voltage that a voltage bias generator applies to an electrostatic chuck during etching to reduce wafer arcing, the computer readable media comprising:
-
program instructions for determining a first etching process to be conducted; and program instructions for matching the first etching process to a corresponding first bias voltage by using associations in a recipe table which includes associations between each one of a plurality of bias voltages and a corresponding each one of a plurality of etching processes, wherein the one of the first bias voltage generates a voltage differential between adjacent metal structures within a dielectric of the wafer, wherein the voltage differential is less than an electrical breakdown strength of the dielectric layer when the first etching processes is being performed. - View Dependent Claims (21, 22)
-
Specification