Gate dielectric antifuse circuits and methods for operating same
First Claim
1. An antifuse circuit comprising:
- an antifuse having a first terminal coupled to a reference voltage and a second terminal; and
a read circuit to read the antifuse, the read circuit comprising;
a read transistor coupled between a read voltage and the antifuse to couple the read voltage to the antifuse to read the antifuse during an active mode; and
a latch circuit to latch a state of the antifuse during a sleep mode.
0 Assignments
0 Petitions
Accused Products
Abstract
A number of antifuse support circuits and methods for operating them are disclosed according to embodiments of the present invention. An external pin is coupled to a common bus line in an integrated circuit to deliver an elevated voltage to program antifuses in a programming mode. An antifuse having a first terminal coupled to the common bus line is selected to be programmed by a control transistor in a program driver circuit coupled to a second terminal of the antifuse. The program driver circuit has a high-voltage transistor with a diode coupled to its gate to bear a portion of the elevated voltage after the antifuse has been programmed. The program driver circuit also has an impedance transistor between the high-voltage transistor and the control transistor to reduce leakage current and the possibility of a snap-back condition in the control transistor. A read circuit includes a transistor coupled between a read voltage source and the second terminal to read the antifuse in an active mode. The common bus line may be coupled to a reference voltage through a common bus line driver circuit in the active mode to pass current to or from the read circuit. The common bus line driver circuit has a control transistor and a high-voltage transistor with a diode coupled to its gate to bear the elevated voltage on the common bus line during the programming mode. The read circuit may have a latch circuit to latch a state of the antifuse in a sleep mode. A floating well driver logic circuit raises the voltage potential of wells and gate terminals of p-channel transistors in the read circuit during the programming mode to reduce current flow from the common bus line.
72 Citations
36 Claims
-
1. An antifuse circuit comprising:
-
an antifuse having a first terminal coupled to a reference voltage and a second terminal; and a read circuit to read the antifuse, the read circuit comprising; a read transistor coupled between a read voltage and the antifuse to couple the read voltage to the antifuse to read the antifuse during an active mode; and a latch circuit to latch a state of the antifuse during a sleep mode. - View Dependent Claims (2, 4, 5, 6, 7, 8)
-
-
3. A method of operating an antifuse circuit comprising:
-
coupling a reference voltage to a first terminal of an antifuse; coupling a read voltage to a second terminal of the antifuse through a read transistor; detecting a voltage of the second terminal of the antifuse to read the antifuse during an active mode; and latching the voltage of the second terminal of the antifuse during a sleep mode. - View Dependent Claims (9, 10, 11, 12, 13)
-
-
14. An antifuse circuit comprising:
-
an antifuse having a first terminal coupled to a reference voltage, the reference voltage and a second terminal; and a read circuit to read the antifuse, the read circuit comprising; a transistor coupled between a read voltage and the antifuse to couple the read voltage to the antifuse to read the antifuse; and an inverter having an input coupled to the second terminal of the antifuse.
-
-
15. An antifuse circuit comprising:
-
an antifuse having a first terminal coupled to a reference voltage and a second terminal; and a read circuit to read the antifuse, the read circuit comprising a transistor coupled between a read voltage and the antifuse to couple the read voltage to the antifuse to read the antifuse, wherein; the antifuse comprises a gate dielectric between the first terminal and the second terminal, the first terminal being coupled to a ground voltage reference; the transistor comprises a p-channel transistor having a source terminal coupled to the read voltage and a gate terminal coupled to a bias voltage; and the read circuit further comprises an inverter having an input coupled to the second terminal of the antifuse.
-
-
16. An antifuse circuit comprising:
-
an antifuse having a first terminal coupled to a reference voltage and a second terminal; a read circuit to read the antifuse, the read circuit comprising a transistor coupled between a read voltage and the antifuse to couple the read voltage to the antifuse to read the antifuse; an external pin coupled to a common bus line to couple an elevated voltage to the first terminal of the antifuse to program the antifuse during a programming mode; a program driver circuit coupled to the second terminal of the antifuse to select the antifuse to be programmed during the programming mode, the program driver circuit comprising a high-voltage transistor and a control transistor coupled in series between the second terminal of the antifuse and a ground voltage reference; a floating well driver logic circuit coupled to a well of a p-channel transistor in the read circuit to raise a voltage of the well during the programming mode to substantially prevent current in the p-channel transistor; and wherein the read circuit further comprises a plurality of p-channel transistors, one of the p-channel transistors being coupled between the second terminal of the antifuse and the floating well driver logic circuit to couple a rising voltage on the second terminal of the antifuse to the floating well driver logic circuit.
-
-
17. An antifuse circuit comprising:
-
an antifuse having a first terminal coupled to a reference voltage and a second terminal; and a read circuit to read the antifuse, the read circuit comprising a transistor coupled between a read voltage and the antifuse to couple the read voltage to the antifuse to read the antifuse, wherein the antifuse comprises a gate dielectric between the first terminal comprising n-type material and the second terminal comprising p-type material, the first terminal being coupled to a ground voltage reference and the second terminal being coupled to the read circuit.
-
-
18. A method of operating an antifuse circuit comprising:
-
coupling a reference voltage to a first terminal of an antifuse; coupling a read voltage to a second terminal of the antifuse through a transistor; and detecting a voltage of the second terminal of the antifuse to read the antifuse the second terminal coupled to an input of an inverter. - View Dependent Claims (19, 20, 21)
-
-
22. An antifuse circuit comprising:
-
an antifuse having a first terminal coupled to a reference voltage and a second terminal; a read circuit to read the antifuse, the read circuit comprising; a read transistor coupled between a read voltage and the antifuse to couple the read voltage to the antifuse to read the antifuse during an active mode; and a latch circuit to latch a state of the antifuse during a sleep mode; and a pass-gate device coupled between the antifuse and the read circuit. - View Dependent Claims (23, 24, 25, 26, 27, 28)
-
-
29. A method of operating an antifuse circuit comprising:
-
coupling a reference voltage to a first terminal of an antifuse; coupling a read voltage to a second terminal of the antifuse through a read transistor and a pass-gate device; detecting a voltage of the second terminal of the antifuse to read the antifuse during an active mode; and latching the voltage of the second terminal of the antifuse during a sleep mode. - View Dependent Claims (30, 31, 32, 33, 34, 35)
-
-
36. An integrated circuit comprising:
-
an antifuse having a first terminal coupled to a common bus line; a program driver circuit coupled to a second terminal of the antifuse to select the antifuse to be programmed during a programming mode; means for reading the antifuse during an active mode; and a latch circuit coupled to the second terminal of the antifuse to latch a state of the antifuse during a sleep mode.
-
Specification