Adaptive frequency clock generation system
First Claim
Patent Images
1. A clock generating apparatus comprising:
- a first phase lock loop device to be powered by a first power supply voltage; and
a second phase lock loop device, coupled to the first phase lock loop device, the second phase lock loop device including a bias circuit to be powered by the first power supply voltage and a second power supply voltage and the second phase lock loop device including a voltage controlled oscillator (VCO) to be powered by the second power supply voltage, the bias circuit to provide a bias voltage to the voltage controlled oscillator, the bias voltage being different than the first power supply voltage and the second power supply voltage, the second phase lock loop device to output a clock signal having an adaptive frequency based on the second power supply voltage.
2 Assignments
0 Petitions
Accused Products
Abstract
A clock generating apparatus is provided that includes a first phase lock loop device powered by an analog (or fixed) power supply voltage and a second phase lock loop device powered by the analog power supply voltage and a digital power supply voltage. The second phase lock loop device to output a clock signal having an adaptive frequency based on the digital power supply voltage.
39 Citations
30 Claims
-
1. A clock generating apparatus comprising:
-
a first phase lock loop device to be powered by a first power supply voltage; and a second phase lock loop device, coupled to the first phase lock loop device, the second phase lock loop device including a bias circuit to be powered by the first power supply voltage and a second power supply voltage and the second phase lock loop device including a voltage controlled oscillator (VCO) to be powered by the second power supply voltage, the bias circuit to provide a bias voltage to the voltage controlled oscillator, the bias voltage being different than the first power supply voltage and the second power supply voltage, the second phase lock loop device to output a clock signal having an adaptive frequency based on the second power supply voltage. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 28, 30)
-
-
11. A clocking system comprising:
an adaptive phase lock loop device powered by an analog power supply voltage and a digital power supply voltage, the adaptive phase lock loop device including a bias circuit to be powered by the analog power supply voltage and the digital power supply voltage, and the adaptive phase lock loop device including a voltage controlled oscillator (VCO) to be powered by the digital power supply voltage, the bias circuit to provide a bias voltage to the voltage controlled oscillator, the bias voltage being different than the analog power supply voltage and the digital power supply voltage, the adaptive phase lock loop device to receive a first clock signal and to output a second clock signal having an adaptive frequency based on a voltage of the digital power supply voltage. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19)
-
20. An electronic system comprising:
-
an integrated circuit having a clock generating apparatus; and input/output (I/O) components coupled external to the integrated circuit, the clock generating apparatus comprising; a first phase lock loop device to be powered by a first power supply voltage; and a second phase lock loop device to be powered by the first power supply voltage and a second power supply voltage, the second phase lock loop device including a bias circuit to be powered by the first power supply voltage and the second power supply voltage, the second phase lock loop device also including a voltage controlled oscillator to be powered by the second power supply voltage, the bias circuit to provide a bias voltage to the voltage controlled oscillator, the bias voltage being different than the first power supply voltage and the second power supply voltage, the second phase lock loop device to output a clock signal having a frequency based on the second power supply voltage. - View Dependent Claims (21, 22, 23, 24, 25, 26, 27)
-
-
29. A clock generating apparatus comprising:
-
a first phase lock loop device to be powered by a first power supply voltage; and a second phase lock loop device, coupled to the first phase lock loop device, to be powered by the first power supply voltage and a second power supply voltage, the second phase lock loop device to output a clock signal having an adaptive frequency based on the second power supply voltage; and a multiplexer to select an output of the first phase lock loop device or to select the clock signal output from the second phase lock loop device.
-
Specification