Method for quantifying I/O chip/package resonance
First Claim
1. A method for quantifying power supply resonance effects in an integrated circuit, comprising:
- selecting a plurality of reference voltage potentials for an input buffer on a receiver;
selecting a plurality of data transmission frequencies for at least one of the plurality of reference voltage potentials;
transmitting at least one bit pattern to the input buffer for at least one combination of reference voltage potentials selected from the plurality of reference voltage potentials and data transmission frequencies selected from the plurality of data transmission frequencies;
measuring a voltage potential on the receiver after transmitting the at least one bit pattern; and
quantifying power supply resonance effects on the integrated circuit based on the measuring.
2 Assignments
0 Petitions
Accused Products
Abstract
A method for quantifying effects of resonance in an integrated circuit'"'"'s power distribution network is provided. The power distribution network includes a first power supply line and a second power supply line to provide power to the integrated circuit. Test ranges are selected for two test parameters, reference voltage potential of a receiver and data transmission frequency of the integrated circuit. At each combination of the two test parameters, bit patterns are transmitted by the integrated circuit to the receiver. A comparison is made between the transmitted bits and the received bits to determine whether the transmitted bits were correctly received. The comparison may be used to determine and report a range of values for the reference voltage potential and data transmission frequency that allow the transmitted bits to be correctly received.
-
Citations
25 Claims
-
1. A method for quantifying power supply resonance effects in an integrated circuit, comprising:
-
selecting a plurality of reference voltage potentials for an input buffer on a receiver; selecting a plurality of data transmission frequencies for at least one of the plurality of reference voltage potentials; transmitting at least one bit pattern to the input buffer for at least one combination of reference voltage potentials selected from the plurality of reference voltage potentials and data transmission frequencies selected from the plurality of data transmission frequencies; measuring a voltage potential on the receiver after transmitting the at least one bit pattern; and quantifying power supply resonance effects on the integrated circuit based on the measuring. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method for quantifying power supply resonance effects in an integrated circuit, comprising:
-
selecting a plurality of reference voltage potentials for an input buffer on a receiver; selecting a plurality of data transmission frequencies for at least one of the plurality of reference voltage potentials; transmitting at least one bit pattern to the input buffer for at least one combination of reference voltage potentials selected from the plurality of reference voltage potentials and data transmission frequencies selected from the plurality of data transmission frequencies; latching the at least one bit pattern to produce at least one latched bit pattern; comparing the at least one bit pattern to the at least one latched bit pattern; and quantifying power supply resonance effects on the integrated circuit based on the comparing. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A computer system to quantify power supply resonance effects in an integrated circuit, comprising:
-
a processor; a memory; and software instructions stored in the memory for enabling the computer system under control of the processor, to perform; selecting a plurality of reference voltage potentials for an input buffer on a receiver; selecting a plurality of data transmission frequencies for at least one of the plurality of reference voltage potentials; transmitting at least one bit pattern to the input buffer for at least one combination of reference voltage potentials selected from the plurality of reference voltage potentials and data transmission frequencies selected from the plurality of data transmission frequencies; determining whether the at least one bit pattern received by the input buffer is the same as the at least one bit pattern transmitted by the integrated circuit; and quantifying power supply resonance effects on the integrated circuit based on the determining. - View Dependent Claims (22, 23, 24)
-
-
25. An apparatus for quantifying power supply resonance effects in an integrated circuit, comprising:
-
means for selecting a plurality of reference voltage potentials for an input buffer on the integrated circuit; means for selecting a plurality of data transmission frequencies for at least one of the plurality of reference voltage potentials; means for transmitting at least one bit pattern to the input buffer for at least one combination of reference voltage potential selected from the plurality of reference voltage potentials and data transmission frequency selected from the plurality of data transmission frequencies; means for determining whether the at least one bit pattern received by the input buffer is the same as the at least one bit pattern transmitted by the integrated circuit; and means for quantifying power supply resonance effects on the integrated circuit based on the determining.
-
Specification