Phase change memory device
First Claim
Patent Images
1. A phase change memory device, comprising:
- a memory array formed by a plurality of memory cells, each memory cell comprising a memory element of calcogenic material and a selection element connected in series to said memory element;
a plurality of address lines connected to said memory cells; and
a write stage connected to said memory array, said write stage including current generator means selectively connected to said address lines and supplying selected memory cells with currents having values that modify an electrical property of the memory element of said selected memory cells.
3 Assignments
0 Petitions
Accused Products
Abstract
A phase change memory has an array formed by a plurality of cells, each including a memory element of calcogenic material and a selection element connected in series to the memory element; a plurality of address lines connected to the cells; a write stage and a reading stage connected to the array. The write stage is formed by current generators, which supply preset currents to the selected cells so as to modify the resistance of the memory element. Reading takes place in voltage, by appropriately biasing the selected cell and comparing the current flowing therein with a reference value.
-
Citations
25 Claims
-
1. A phase change memory device, comprising:
-
a memory array formed by a plurality of memory cells, each memory cell comprising a memory element of calcogenic material and a selection element connected in series to said memory element; a plurality of address lines connected to said memory cells; and a write stage connected to said memory array, said write stage including current generator means selectively connected to said address lines and supplying selected memory cells with currents having values that modify an electrical property of the memory element of said selected memory cells. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A phase change memory device, comprising:
-
a memory array formed by rows and columns of memory cells, each memory cell comprising a memory element of calcogenic material and a selection element connected in series to the memory element; a plurality of bit lines connected respectively to the columns of memory cells; and a write stage connected to the memory array, the write stage including a current generator selectively connected to a selected one of the bit lines and supplying a selected one of the memory cells connected to the selected bit line with a current having a value that modifies an electrical property of the selected memory cell, the current generator being structured to ensure that the value of the current does not depend on a position of the selected memory cell within the column to which the selected bit line is connected. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. A phase change memory device, comprising:
-
a memory array formed by rows and columns of memory cells, each memory cell comprising a memory element of calcogenic material; a plurality of bit lines connected respectively to the columns of memory cells; and a current generator selectively connected to a selected one of the bit lines and supplying a selected one of the memory cells connected to the selected bit line with a current having a value that modifies an electrical property of the selected memory cell, the current generator being structured to provide a voltage to the selected memory cell that depends on a position of the selected memory cell within the column to which the selected bit line is connected. - View Dependent Claims (21, 22, 23, 24, 25)
-
Specification