Mirror image memory cell transistor pairs featuring poly floating spacers
First Claim
1. A semiconductor multi-bit, non-volatile memory structure comprising:
- a pair of side-by-side floating gate memory cell devices fabricated in a common doped semiconductor substrate, one device to the left and one device to the right of a common central substrate region, each device having at least one sidewall spacer facing a central polysilicon body, insulated from the substrate, with left and right edges, the left device having a floating polysilicon spacer separated from the central polysilicon body on the left edge by tunnel oxide and the right device having a floating polysilicon spacer separated from the associated central polysilicon body on the right edge by tunnel oxide, each device having a substrate doped region forming an electrode outwardly adjacent to each polysilicon spacer and a shared electrode in the common central substrate region and each device having a polysilicon connector connecting the central polysilicon body electrically and the facing polysilicon spacer, the two memory cells capable of independently storing two binary bits of data in the form of charge transferred to and from the connected floating polysilicon spacers and the central polysilicon body, both at a common potential, under the influence of a control electrode atop the central polysilicon body, communicating charge to and from the substrate; and
wherein said polysilicon connector is a polysilicon layer associated with each memory cell contacting each polysilicon spacer and a portion of the central polysilicon body, electrically placing the spacer and polysilicon body at a common electrical potential.
0 Assignments
0 Petitions
Accused Products
Abstract
By arranging floating spacer and gate non-volatile memory transistors in symmetric pairs, increased chip density may be attained. For each pair of such transistors, the floating gates are laterally aligned with floating spacers appearing on laterally outward edges of each floating gate. At laterally inward edges, the two transistors share a common drain electrode. The transistors are independent of each other except for the shared drain electrode. Tunnel oxide separated the floating spacer from the floating gate, but both the spacer and the gate are maintained at a common potential, thereby providing dual paths for charge exiting the tunnel oxide, as the charged is propelled by a programming voltage. The pairs of transistors can be aligned in columns with the direction of the columns orthogonal to the direction of the pairs, thereby forming a memory array.
30 Citations
9 Claims
-
1. A semiconductor multi-bit, non-volatile memory structure comprising:
-
a pair of side-by-side floating gate memory cell devices fabricated in a common doped semiconductor substrate, one device to the left and one device to the right of a common central substrate region, each device having at least one sidewall spacer facing a central polysilicon body, insulated from the substrate, with left and right edges, the left device having a floating polysilicon spacer separated from the central polysilicon body on the left edge by tunnel oxide and the right device having a floating polysilicon spacer separated from the associated central polysilicon body on the right edge by tunnel oxide, each device having a substrate doped region forming an electrode outwardly adjacent to each polysilicon spacer and a shared electrode in the common central substrate region and each device having a polysilicon connector connecting the central polysilicon body electrically and the facing polysilicon spacer, the two memory cells capable of independently storing two binary bits of data in the form of charge transferred to and from the connected floating polysilicon spacers and the central polysilicon body, both at a common potential, under the influence of a control electrode atop the central polysilicon body, communicating charge to and from the substrate; and wherein said polysilicon connector is a polysilicon layer associated with each memory cell contacting each polysilicon spacer and a portion of the central polysilicon body, electrically placing the spacer and polysilicon body at a common electrical potential. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A semiconductor multi-bit, non-volatile memory structure comprising:
-
at least one column of pairs of symmetric side-by-side floating gate memory cell devices fabricated in a common doped semiconductor substrate, each device having on one side of a plane of symmetry a central polysilicon body with an adjacent polysilicon spacer separated therefrom by tunnel oxide, with a first electrode in the substrate beneath the polysilicon spacer, a second electrode in the substrate disposed between and shared by the polysilicon bodies of the side-by-side devices and a third electrode insulated from and atop the polysilicon bodies, the central polysilicon body electrically joined to the adjacent polysilicon spacer, each device independently storing electrical charge by command of the third electrode communicating charge to and from the substrate and into the central polysilicon bodies and adjacent polysilicon spacers; and wherein said polysilicon connector is a polysilicon layer associated with each memory cell contacting each polysilicon spacer and a portion of the central polysilicon body, electrically placing the spacer and polysilicon body at a common electrical potential. - View Dependent Claims (8, 9)
-
Specification