Small size ROM
First Claim
1. A ROM circuit including memory cell columns, each column being connected to a bit line, wherein the columns are arranged in groups of two adjacent columns, each column in a group being selectable with respect to the other column in the group by an activation line, wherein each column in a group is connected by one end to another activation line that selects the other column in the group.
1 Assignment
0 Petitions
Accused Products
Abstract
The invention concerns a ROM circuit (40) including columns of storage cells, each column being connected to a bit site (BLi, BLi+1), wherein the columns are arranged in groups of two adjacent columns, each column of a group capable of being selectively activated relative to the other column of the group, thereby enabling the elimination of a connection to the ground of columns and the design of efficient reading amplifiers.
15 Citations
29 Claims
- 1. A ROM circuit including memory cell columns, each column being connected to a bit line, wherein the columns are arranged in groups of two adjacent columns, each column in a group being selectable with respect to the other column in the group by an activation line, wherein each column in a group is connected by one end to another activation line that selects the other column in the group.
-
9. A memory circuit, comprising:
-
a first column of memory cells coupled to a first bit line; a second column of memory cells coupled to a second bit line; a first block select line that provides a first signal to select the first column, the first block select line being coupled to the first column and the second column; and a second block select line that provides a second signal that is complementary to the first signal, the second block select line being coupled to the first column and the second column. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29)
-
Specification