Method and apparatus for debug, diagnosis, and yield improvement of scan-based integrated circuits
First Claim
1. A method for selectively masking off undesirable states in selected scan cells, which cause test failures, from being compacted in selected pattern compactors for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, an output-mask controller, and an output-mask network, each scan chain comprising multiple scan cells coupled in series, the output-mask controller including a combinational output controller connected to the output-mask network, the combinational output controller comprising one or more selected combinational logic networks other than a complete network of AND gates;
- said method comprising;
(a) generating and shifting in a stimulus through said pattern generators to all said scan cells in said scan-based integrated circuit during a shift-in operation;
said generating and shifting in a stimulus through said pattern generators to all said scan cells further comprises generating a compressed stimulus, decompressing said compressed stimulus as said stimulus through said pattern generators, and shifting in said stimulus to all said scan cells in said selected scan-test mode during said shift-in operation;
wherein said compressed stimulus is selectively generated internally or supplied externally from an ATE (automatic test equipment);
(b) capturing a test response to all said scan cells during a selected capture operation;
(c) shifting out said test response or said stimulus to said pattern compactors for compaction by selectively masking off said undesirable states in said selected scan cells from being compacted in said selected pattern compactors using said output-mask controller and said output-mask network, while shifting in a new stimulus to all said scan cells, during a shift-out operation; and
(d) repeating steps (b) to (c) until a predetermined limiting criteria is reached.
1 Assignment
0 Petitions
Accused Products
Abstract
A method and apparatus for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit where scan chains embedded in a scan core 303 have no external access, such as the case when they are surrounded by pattern generators 302 and pattern compactors 305, using a DFT (design-for-test) technology such as Logic BIST (built-in self-test) or Compressed Scan. This invention includes an output-mask controller 301 and an output-mask network 304 to allow designers to mask off selected scan cells 311 from being compacted in a selected pattern compactor 305. This invention also includes an input chain-mask controller and an input-mask network for driving constant logic values into scan chain inputs of selected scan chains to allow designers to recover from scan chain hold time violations. Computer-aided design (CAD) methods are then proposed to automatically synthesize the output-mask controller 301, output-mask network 304, input chain-mask controller and input-mask network, and to further generate test patterns according to the synthesized scan-based integrated circuit.
124 Citations
34 Claims
-
1. A method for selectively masking off undesirable states in selected scan cells, which cause test failures, from being compacted in selected pattern compactors for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, an output-mask controller, and an output-mask network, each scan chain comprising multiple scan cells coupled in series, the output-mask controller including a combinational output controller connected to the output-mask network, the combinational output controller comprising one or more selected combinational logic networks other than a complete network of AND gates;
- said method comprising;
(a) generating and shifting in a stimulus through said pattern generators to all said scan cells in said scan-based integrated circuit during a shift-in operation;
said generating and shifting in a stimulus through said pattern generators to all said scan cells further comprises generating a compressed stimulus, decompressing said compressed stimulus as said stimulus through said pattern generators, and shifting in said stimulus to all said scan cells in said selected scan-test mode during said shift-in operation;
wherein said compressed stimulus is selectively generated internally or supplied externally from an ATE (automatic test equipment);(b) capturing a test response to all said scan cells during a selected capture operation; (c) shifting out said test response or said stimulus to said pattern compactors for compaction by selectively masking off said undesirable states in said selected scan cells from being compacted in said selected pattern compactors using said output-mask controller and said output-mask network, while shifting in a new stimulus to all said scan cells, during a shift-out operation; and (d) repeating steps (b) to (c) until a predetermined limiting criteria is reached. - View Dependent Claims (2)
- said method comprising;
-
3. A method for selectively masking off undesirable states in selected scan cells, which cause test failures, from being compacted in selected pattern compactors for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, an output-mask controller, and an output-mask network, each scan chain comprising multiple scan cells coupled in series, the output-mask controller including a combinational output controller connected to the output-mask network, the combinational output controller comprising one or more selected combinational logic networks other than a complete network of AND gates;
- said method comprising;
(a) generating and shifting in a stimulus through said pattern generators to all said scan cells in said scan-based integrated circuit during a shift-in operation;
said generating and shifting in a stimulus through said pattern generators to all said scan cells further comprises using a load signal to preset said output-mask controller with a predetermined state for selectively masking off said undesirable states in said selected scan cells from being compacted in said selected pattern compactors during a selected shifting operation;(b) capturing a test response to all said scan cells during a selected capture operation; (c) shifting out said test response or said stimulus to said pattern compactors for compaction by selectively masking off said undesirable states in said selected scan cells from being compacted in said selected pattern compactors using said output-mask controller and said output-mask network, while shifting in a new stimulus to all said scan cells, during a shift-out operation; and (d) repeating steps (b) to (c) until a predetermined limiting criteria is reached.
- said method comprising;
-
4. A method for selectively masking off undesirable states in selected scan cells, which cause test failures, from being compacted in selected pattern compactors for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, an output-mask controller, and an output-mask network, each scan chain comprising multiple scan cells coupled in series, the output-mask controller including a combinational output controller connected to the output-mask network, the combinational output controller comprising one or more selected combinational logic networks other than a complete network of AND gates;
- said method comprising;
(a) generating and shifting in a stimulus through said pattern generators to all said scan cells in said scan-based integrated circuit during a shift-in operation;
said shifting out said test response or said stimulus to said pattern compactors for compaction further comprises using said output-mask controller to generate a plurality of output-mask enable signals for controlling said output-mask network for selectively mask off said undesirable states in said selected scan cells from being compacted in said selected pattern compactors during said shift-out operation;
said output-mask controller further comprises a sequential output controller for generating a plurality of sequential-mask signals and said combinational output controller for generating said output-mask enable signals;(b) capturing a test response to all said scan cells during a selected capture operation; (c) shifting out said test response or said stimulus to said pattern compactors for compaction by selectively masking off said undesirable states in said selected scan cells from being compacted in said selected pattern compactors using said output-mask controller and said output-mask network, while shifting in a new stimulus to all said scan cells, during a shift-out operation; and (d) repeating steps (b) to (c) until a predetermined limiting criteria is reached. - View Dependent Claims (5, 6, 7, 8, 9, 10, 11, 12, 13)
- said method comprising;
-
14. A method for selectively masking off undesirable states in selected scan cells, which cause test failures, from being compacted in selected pattern compactors for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, an output-mask controller, and an output-mask network, each scan chain comprising multiple scan cells coupled in series, the output-mask controller including a combinational output controller connected to the output-mask network, the combinational output controller comprising one or more selected combinational logic networks other than a complete network of AND gates;
- said method comprising;
(a) generating and shifting in a stimulus through said pattern generators to all said scan cells in said scan-based integrated circuit during a shift-in operation;
each said pattern compactor is selectively a multi-input signature register (MISR) or a linear compactor;
wherein said linear compactor further includes one or more third selected combinational gates;
wherein each said third selected combinational gate is selectively an Exclusive-OR (XOR) gate or Exclusive-NOR (XNOR) gate;(b) capturing a test response to all said scan cells during a selected capture operation; (c) shifting out said test response or said stimulus to said pattern compactors for compaction by selectively masking off said undesirable states in said selected scan cells from being compacted in said selected pattern compactors using said output-mask controller and said output-mask network, while shifting in a new stimulus to all said scan cells, during a shift-out operation; and (d) repeating steps (b) to (c) until a predetermined limiting criteria is reached.
- said method comprising;
-
15. An output-mask controller for generating a plurality of output-mask enable signals for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, and an output-mask network, each scan chain comprising multiple scan cells coupled in series;
- said output-mask controller comprising;
(a) a sequential output controller for generating a plurality of sequential-mask signals;
wherein said sequential output controller further comprises a plurality of selected cell-mask controllers for generating one or more selected cell-mask signals, a plurality of selected chain-mask controllers for generating one or more selected chain-mask signals, and a plurality of selected pattern-mask controllers for generating one or more selected pattern-mask signals;
wherein said selected cell-mask signals, said selected chain-mask signals, and said selected pattern-mask signals are collectively referred to as said sequential-mask signals; and(b) a combinational output controller, comprising one or more selected combinational logic networks other than a complete network of AND gates, for generating a plurality of output-mask enable signals for controlling said output-mask network for selectively masking off undesirable states in selected scan cells, which cause test failure, from being compacted in selected pattern compactors. - View Dependent Claims (16, 17, 18, 19, 20, 21)
- said output-mask controller comprising;
-
22. An output-mask controller for generating a plurality of output-mask enable signals for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, and an output-mask network, each scan chain comprising multiple scan cells coupled in series;
- said output-mask controller comprising;
(a) a sequential output controller for generating a plurality of sequential-mask signals;
wherein said combinational output controller, comprising one or more said selected combinational logic networks other than said complete network of AND gates, further accepts said sequential-mask signals as inputs for generating said output-mask enable signals for controlling said output-mask network for selectively masking off said undesirable states in said selected scan cells from being compacted in said selected pattern compactors; and(b) a combinational output controller, comprising one or more selected combinational logic networks other than a complete network of AND gates, for generating a plurality of output-mask enable signals for controlling said output-mask network for selectively masking off undesirable states in selected scan cells, which cause test failure, from being compacted in selected pattern compactors. - View Dependent Claims (23)
- said output-mask controller comprising;
-
24. A method for selectively driving selected constant logic values into all scan cells in selected scan chains for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, an input chain-mask controller, and an input-mask network, each scan chain comprising multiple scan cells coupled in series, the input chain-mask controller connected to the input-mask network;
- said method comprising;
(a) generating and shifting in a stimulus through said pattern generators to all said scan cells in said scan-based integrated circuit by selectively forcing said selected constant logic values into all said scan cells in said selected scan chains during a shift-in operation;
said generating and shifting in a stimulus through said pattern generators to all said scan cells further comprises generating a compressed stimulus, decompressing said compressed stimulus as said stimulus through said pattern generators, and shifting in said stimulus to all said scan cells in said selected scan-test mode during said shift-in operation;
wherein said compressed stimulus is selectively generated internally or supplied externally from an ATE (automatic test equipment);(b) capturing a test response to all said scan cells during a selected capture operation; (c) shifting out said test response or said stimulus to said pattern compactors for compaction, while shifting in a new stimulus to all said scan cells in said scan-based integrated circuit, during a shift-out operation; and (d) repeating steps (b) to (c) until a predetermined limiting criteria is reached. - View Dependent Claims (25)
- said method comprising;
-
26. A method for selectively driving selected constant logic values into all scan cells in selected scan chains for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, an input chain-mask controller, and an input-mask network, each scan chain comprising multiple scan cells coupled in series, the input chain-mask controller connected to the input-mask network;
- said method comprising;
(a) generating and shifting in a stimulus through said pattern generators to all said scan cells in said scan-based integrated circuit by selectively forcing said selected constant logic values into all said scan cells in said selected scan chains during a shift-in operation;
wherein said generating and shifting in a stimulus through said pattern generators to all said scan cells further comprises automatically generating said stimulus internally using said pattern generators in said selected self-test mode during said shift-in operation;
wherein each said pattern generator is selectively a pseudorandom pattern generator (PRPG) or a random pattern generator (RPG);(b) capturing a test response to all said scan cells during a selected capture operation; (c) shifting out said test response or said stimulus to said pattern compactors for compaction, while shifting in a new stimulus to all said scan cells in said scan-based integrated circuit, during a shift-out operation; and (d) repeating steps (b) to (c) until a predetermined limiting criteria is reached. - View Dependent Claims (27, 28, 29, 30, 31)
- said method comprising;
-
32. A method for selectively driving selected constant logic values into all scan cells in selected scan chains for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, an input chain-mask controller, and an input-mask network, each scan chain comprising multiple scan cells coupled in series, the input chain-mask controller connected to the input-mask network;
- said method comprising;
(a) generating and shifting in a stimulus through said pattern generators to all said scan cells in said scan-based integrated circuit by selectively forcing said selected constant logic values into all said scan cells in said selected scan chains during a shift-in operation;
wherein each said pattern compactor is selectively a multi-input signature register (MISR) or a linear compactor;
wherein said linear compactor further includes one or more second selected combinational gates;
wherein each said second selected combinational gate is selectively an Exclusive-OR (XOR) gate or Exclusive-NOR (XNOR) gate;(b) capturing a test response to all said scan cells during a selected capture operation; (c) shifting out said test response or said stimulus to said pattern compactors for compaction, while shifting in a new stimulus to all said scan cells in said scan-based integrated circuit, during a shift-out operation; and (d) repeating steps (b) to (c) until a predetermined limiting criteria is reached.
- said method comprising;
-
33. An input chain-mask controller for generating a plurality of input-mask enable signals for debug, diagnosis, and/or yield improvement of a scan-based integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, and an input-mask network, each scan chain comprising multiple scan cells coupled in series;
- said input chain-mask controller comprising;
a finite-state machine for generating said input-mask enable signals for controlling said input-mask network to selectively force selected constant logic values into all scan cells in selected scan chains, and wherein said finite-state machine further comprises using a load signal to preset said input chain-mask controller with a predetermined state to selectively force said selected constant logic values into all said scan cells in said selected scan chains.
- said input chain-mask controller comprising;
-
34. An input chain-mask controller for generating a plurality of input-mask enable signals for debug, diagnosis, and/or yield improvement of a scanbased integrated circuit in a selected scan-test mode or selected self-test mode, the scan-based integrated circuit containing a plurality of scan chains, a plurality of pattern generators, a plurality of pattern compactors, and an input-mask network, each scan chain comprising multiple scan cells coupled in series;
- said input chain-mask controller comprising;
a finite-state machine for generating said input-mask enable signals for controlling said input-mask network to selectively force selected constant logic values into all scan cells in selected scan chains; and
wherein said finite-state machine is selectively a shift register (SR) or a range decoder.
- said input chain-mask controller comprising;
Specification