Double data rate synchronous SRAM with 100% bus utilization

• US 7,069,406 B2
• Filed: 07/02/1999
• Issued: 06/27/2006
• Est. Priority Date: 07/02/1999
• Status: Expired due to Term

• Current Assignee: Integrated Device Technology Incorporated (Renesas Electronics Corporation)
• Original Assignee: Integrated Device Technology Incorporated (Renesas Electronics Corporation)
• Inventors: HRONIK, STANLEY A.
• Primary Examiner(s): Kim, Matthew
• Assistant Examiner(s): Anderson, Matthew D.
• Application Number:
  US09/347,106
• Publication Number:
  US 20030167374A1
• Time in Patent Office: 2,552 Days
• Field of Search: 711/104, 711/167, 711/168, 711/169
• US Class Current: 711/168
• CPC Class Codes: G06F 13/4243 with synchronous protocol
• CPC Class Codes: G11C 11/413 Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
• CPC Class Codes: G11C 7/1027 Static column decode serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled bit line addresses
• CPC Class Codes: G11C 7/1042 using interleaving techniques, i.e. read-write of one part of the memory while preparing another part
• CPC Class Codes: G11C 7/1066 Output synchronization
• CPC Class Codes: G11C 7/1072 for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories

Abstract

A synchronous memory circuit is capable of double data transfer rate per clock cycle, 100% bus utilization (i.e., no idle clock cycles in bus turn arounds), and has only one clock cycle of latency in each of read and write burst operations. The memory circuit has a data bus 202, at least two memory blocks (20, 30), a multiplexer (120) for receiving two read data items from respective two memory blocks in a read burst operation and allowing one of the two read data items to be provided on the data bus half a clock cycle after the read burst operation is initiated and allowing the other one of the two read data items to be provided on the data bus one clock cycle after the read burst operation is initiated, and two registers (50, 70) for storing respective two write data items provided on the data bus in a first write burst operation wherein one of the two write data items is written to one of the two memory blocks at the initiation of a next write burst operation following the first write burst operation and the other one of the two write data items is written to the other one of the two memory blocks half a clock cycle after the initiation of the next write burst operation, wherein in two consecutive clock cycles the two write data items are capable of being transferred to the memory circuit via the data bus and the two read data items are capable of being transferred from the memory circuit via the data bus.

Claims

1. A synchronous memory circuit comprising:

an address bus for receiving an address;

at least two memory blocks each of which is capable to be accessed at said address; and

a data bus for receiving data items for transfer to or from the memory blocks,

wherein in two consecutive clock cycles at least a first and a second write data items corresponding to a first write burst operation are capable of being transferred sequentially to the memory circuit via the data bus and at least a first and second read data items corresponding to a first read burst operation are capable of being provided sequentially by the memory circuit via the data bus, and

wherein the data bus is capable of receiving data corresponding to the write burst operation and providing data corresponding to the read burst operation with no dead cycles therebetween; and

further including

an output circuit for receiving the at least first and second read data items from respective at least two memory blocks in the first read burst operation and allowing the first read data item to be provided on the data bus half a clock cycle after the first read burst operation is initiated, and allowing the second read data item to be provided on the data bus one clock cycle after the first read burst operation is initiated; and

at least two registers for providing both a burst address received at the address bus and at least one read/write control signal received at least one input terminal of the memory circuit to the at least two memory blocks sequentially in one clock cycle.

2. The memory circuit of claim 1 wherein the at least first and second write data items are provided on the data bus at least one clock cycle after the first write burst operation is initiated, and the at least first and second read data items are provided on the data bus at least one clock cycle after the first read burst operation is initiated.

3. The memory circuit of claim 2 further comprising at least one input terminal for receiving at least one read/write control signal for indicating a read burst or a write burst operation, wherein each of the first write burst operation and the first read burst operation is initiated upon an edge of a clock cycle by asserting the read/write control signal to indicate-the write burst or-the read burst operation and providing a burst address at the address bus both prior to the rising edge of the clock cycle.

4. The memory circuit of claim 1 wherein in two and a half consecutive clock cycles at least a third and a fourth data items corresponding to a second write or read burst operation are capable of being transferred to or from respective at least two memory blocks and at least a fifth and sixth data items corresponding to a third write or read burst operation are capable of being transferred to or from respective the at least two memory blocks.

5. The memory circuit of claim 4 wherein transferring the at least third and fourth data items to or from the respective at least two memory blocks overlaps with transferring the at least fifth and sixth data items from respective the at least two memory blocks during half a clock cycle.

6. The memory circuit of claim 1 wherein the first write burst operation comprises writing at least a third and fourth write data items to respective two memory blocks so that writing the third write data item overlaps with writing the fourth write data item, the at least third and fourth write data items corresponding to a last write burst operation prior to the first write burst operation.

7. The memory circuit of claim 6 wherein each of the at least third and fourth write data items is written in one clock cycle, and writing the third write data item overlaps with writing the fourth write data item during half a clock cycle.

8. The memory circuit of claim 1 wherein the first read burst operation comprises reading the at least first and second read data items from respective two memory blocks so that reading the first read data item overlaps with reading the second read data item.

9. The memory circuit of claim 8 wherein each of the at least first and second read data items is read in one clock cycle, and reading the first read data item overlaps with reading the second read data item during half a clock cycle.

10. The memory circuit of claim 1 further comprising an output circuit for receiving the at least first and second read data items from respective at least two memory blocks in the first read burst operation and allowing the first read data item to be provided on the data bus half a clock cycle after the first read burst operation is initiated, and allowing the second read data item to be provided on the data bus one clock cycle after the first read burst operation is initiated.

11. The circuit of claim 10 wherein the output circuit is enabled only when a valid read data item is to be provided on the data bus so that no external tracking of the progress of a read burst operation is required.

12. The memory circuit of claim 11 further comprising at least one input terminal for receiving at least one read/write control signal for initiating a read burst operation or a write burst operation, wherein the output circuit is enabled by a 3-state signal generated from the read/write control signal.

13. The memory circuit of claim 10 wherein the output circuit comprises a multiplexer for receiving a clock signal and the at least first and second read data items and sequentially transferring to an output bus of the multiplexer the at least first and second read data items in accordance with the state of the clock signal.

14. The circuit of claim 1 wherein at the initiation of the first read burst operation the at least two registers provide both a read burst address received at the address bus and the least one read/write control signal indicating a read burst operation to one of the at least two memory blocks, and half a clock cycle after the initiation of the first read burst operation the at least two registers provide both the read burst address and the at least one read/write control signal indicating a read burst operation to the other one of the at least two memory blocks.

15. The circuit of claim 1 wherein the at least two registers are serially connected, and one of the at least two registers receives the clock signal and the other register receives the compliment of the clock signal.

16. The memory circuit of claim 1 wherein in the first write burst operation at least a third and fourth write data items are written to respective at least two memory blocks, the third and fourth write data items corresponding to a last write burst operation prior to the first write burst operation.

17. The memory circuit of claim 16 wherein the third write data item is written to one of the at least two memory blocks at the initiation of the first write burst operation, and the fourth write data item is written to the other one of the at least two memory blocks half a clock cycle after the initiation of the first write burst operation.

18. The memory circuit of claim 17 further comprising at least two registers for storing respective at least two write data items provided on the data bus in a write burst operation, wherein in the last write burst operation the at least third and fourth write data items are stored in the respective at least two registers, the at least two registers providing the third write data item to one of the at least two memory blocks at the initiation of the first write burst operation and providing the fourth write data item to the other one of the at least two memory blocks half a clock cycle after the initiation of the first write burst operation.

19. The memory circuit of claim 18 wherein one of the at least two registers receives a clock signal and the other one of the at least two registers receives the complement of the clock signal.

20. The memory circuit of claim 19 further comprising a comparator for comparing a burst address of a current burst operation with a write burst address of a preceding write burst operation stored in a third register, wherein in the first read burst operation the comparator compares a read burst address corresponding to the first read burst operation with a write burst address corresponding to the first write burst operation and allows the at least first and second write data items stored in respective two registers in the first write burst operation to be provided at the data bus if the read burst address and the write burst address are the same and the first write burst operation is followed by the first read burst operation.

21. The memory circuit of claim 18 wherein if a read burst address for the first read burst operation and a write burst address for the first write burst operation are the same and the first write burst operation is followed by the first read burst operation, in the first read burst operation the at least first and second write data items stored in respective at least two registers in the first write burst operation are sequentially provided at the data bus.

22. The memory circuit of claim 1 wherein the memory circuit is a static random access memory (SRAM).

23. A synchronous memory circuit comprising:

an address bus for receiving an address;

at least two memory blocks each of which is capable to be accessed at said address;

a data bus for receiving data items for transfer to or from the memory blocks,

wherein in two consecutive clock cycles at least a first and a second write data items corresponding to a first write burst operation are capable of being transferred sequentially to the memory circuit via the data bus and at least a first and second read data items corresponding to a first read burst operation are capable of being provided sequentially by the memory circuit via the data bus,

wherein in the first write burst operation at least a third and fourth write data items are written to respective at least two memory blocks, the third and fourth write data items corresponding to a last write burst operation prior to the first write burst operation, and

wherein the data bus is capable of receiving data corresponding to the write burst operation and providing data corresponding to the read burst operation with no dead cycles therebetween; and

further comprising a multiplexer for selecting for transfer to the at least two memory blocks one of a write burst address stored in a first register and a burst address provided on the address bus, wherein in the first write burst operation the multiplexer selects a first write burst address stored in the first register, the first write burst address corresponding to the last write burst operation, and in the first read burst operation the multiplexer selects a first read burst address provided on the address bus.

24. The memory circuit of claim 23 wherein the first register holds a write burst address until a next write burst is initiated.

25. A synchronous memory circuit comprising:

an address bus for receiving an address;

at least two memory blocks each of which is capable to be accessed at said address;

a data bus for receiving data items for transfer to or from the memory blocks,

wherein in two consecutive clock cycles at least a first and a second write data items corresponding to a first write burst operation are capable of being transferred sequentially to the memory circuit via the data bus and at least a first and second read data items corresponding to a first read burst operation are capable of being provided sequentially by the memory circuit via the data bus, and

wherein the data bus is capable of receiving data corresponding to the write burst operation and providing data corresponding to the read burst operation with no dead cycles therebetween; and

further comprising a circuit for generating an echo clock signal from the clock signal such that the echo clock signal is active only when a read data item is provided on the data bus.

26. The memory circuit of claim 25 wherein the data bus comprises:

a data-in bus for receiving write data items; and

a data-out bus for providing read data items.

27. A method of accessing a synchronous memory circuit, the method comprising:

(A) initiating a first write burst operation for sequentially transferring at least a first and second write data items to the memory circuit in a first clock cycle; and

(B) initiating a first read burst operation for sequentially transferring at least a first and second read data items from the memory circuit in a second clock cycle,

wherein the first and second clock cycles are two consecutive clock cycles;

(C) generating an echo clock signal from a clock signal, the echo clock signal being active only when a read data item is read from the memory circuit.

28. The method of claim 27 further comprising:

(D) initiating the first write burst operation in a third clock cycle, the first clock cycle being the next sequential clock cycle after the third clock cycle; and

(E) initiating the first read burst operation in a fourth clock cycle, the second clock cycle being the next sequential clock cycle after the fourth clock cycle.

29. The method of claim 28 wherein:

act (D) comprises;

(F) asserting a read/write control signal on an input terminal of the memory circuit to indicate a write burst operation prior to a rising edge of the third clock cycle; and

(G) providing a first write burst address on an address bus of the memory circuit prior to the rising edge of the third clock cycle, and

act (E) comprises;

(H) asserting the read/write control signal to indicate a read burst operation prior to a rising edge of the fourth clock cycle; and

(I) providing a first read burst address on the address bus prior to the rising edge of the fourth clock cycle.

30. The method of claim 27 wherein the memory circuit includes at least two memory blocks, the method further comprising:

(J) transferring at least a third and fourth data items corresponding to a second burst operation to or from respective at least two memory blocks; and

(K) transferring at least a fifth and sixth data items corresponding to a third burst operation to or from respective at least two memory blocks,

wherein acts (J) and (K) are carried out in two and half consecutive clock cycles.

31. The method of claim 30 wherein said transferring the at least third and fourth data items to or from respective at least two memory blocks overlaps with said transferring the at least fifth and sixth data items to or from respective at least two memory blocks during half a clock cycle.

32. The method of claim 27 wherein the memory circuit includes two memory blocks and act (A) comprises:

(L) writing at least a third and fourth write data items to respective two memory blocks so that writing the third write data item overlaps with writing the fourth write data item, the at least third and fourth write data items corresponding to a last write burst operation prior to the first write burst operation.

33. The method of claim 32 wherein act (L) comprises:

(M) writing the third write data item in one clock cycle; and

(N) writing the fourth write data item in one clock cycle,

wherein said writing the third write data item overlaps with said writing the fourth write data item during half a clock cycle.

34. The method of claim 27 wherein the memory circuit includes two memory blocks and act (B) comprises:

(O) reading the at least first and second read data items from respective two memory blocks so that reading the first read data item overlaps with reading the second read data item.

35. The method of claim 34 wherein act (O) comprises:

(P) reading the first read data item in one clock cycle; and

(Q) reading the second read data item in one clock cycle,

wherein said reading the first read data item overlaps with said reading the second read data item during half a clock cycle.

36. A synchronous memory circuit comprising:

an address bus for receiving a burst address;

two memory blocks;

data bus for transferring data corresponding to the burst address to or from the two memory blocks;

a control input terminal for receiving a read/write control signal for indicating a read burst or a write burst operation, wherein a burst operation is initiated upon a rising edge of a clock cycle by asserting the read/write control signal to indicate a write burst or a read burst operation and providing an address at the address bus both prior to the rising edge of the clock cycle;

an output circuit for receiving two read data items from respective two memory blocks in a first read burst operation and allowing one of the two read data items to be provided on the data bus half a clock cycle after the first read burst operation is initiated, and allowing the other one of the two read data items to be provided on the data bus one clock cycle after the first read burst operation is initiated; and

a first and second registers for storing respective two write data items provided on the data bus in a first write burst operation, wherein one of the two write data items is written to one of the two memory blocks at the initiation of a next write burst operation following the first write burst operation, and the other one of the two write data items is written to the other one of the two memory blocks half a clock cycle after the initiation of the next write burst operation,

wherein in two consecutive clock cycles the two write data items are capable of being transferred to the memory circuit via the data bus and the two read data items are capable of being transferred from the memory circuit via the data bus.

37. The memory circuit of claim 36 further comprising:

a multiplexer for selecting for transfer to the two memory blocks one of a write burst address stored in a third register and a burst address provided on the address bus, wherein in the next write burst operation the multiplexer selects a first write burst address stored in the third register, the first write burst address corresponding to the first write burst operation, and in the first read burst operation the multiplexer selects a first read burst address provided on the address bus; and

a fourth and fifth serially connected registers for providing both the read/write control signal and the burst address selected by the multiplexer to one of the two memory blocks at the initiation of a burst operation and to the other one of the two memory blocks half a clock cycle after the initiation of the burst operation.

38. The memory circuit of claim 37 wherein each of the first, third, and fourth registers receives the clock signal, and each of the second and fifth registers-receives the complement of the clock signal.

39. The memory circuit of claim 36 further comprising a comparator for comparing a burst address at the address bus with a write burst address stored in a third register, wherein in a second read burst operation corresponding to a second read burst address if the second read burst address is the same as a second write burst address stored in the third register the comparator causes a first and second write data items stored in the respective first and second registers to be provided at the data bus, the first and second write data items and the second write burst address corresponding to a last write burst operation before the second read burst operation.

40. The memory circuit of claim 39 wherein the output circuit comprises a multiplexer having four input buses for receiving a respective four read data items two read data items from the respective two memory blocks and two read data items from the respective two first and second registers, and two control input terminals for receiving a respective clock signal and signal generated from the comparator, wherein the multiplexer selects one of the four read data items for transfer to the data bus in accordance with the states of the clock signal and the signal generated from the comparator.

41. The memory circuit of claim 36 wherein the output circuit comprises:

a multiplexer for sequentially transferring to an output bus of the multiplexer the two read data items in accordance with the state of the clock signal; and

an output buffer for receiving the two read data items from the output bus of the multiplexer and providing the two read data items to the data bus when enabled, wherein the output buffer is enabled only when a valid read data item is to be provided on the data bus so that no external tracking of the progress of a read burst operation is required.

42. The memory circuit of claim 36 wherein each of the two memory blocks comprises an address bus for receiving a burst address, an input terminal for receiving a read/write control signal for indicating a read burst or a write burst operation, a data-in bus for receiving a write data item, and a data-out bus for providing a read data item, wherein each of the two memory blocks operates asynchronously.

43. The memory circuit of claim 36 wherein the memory circuit is a static random access memory (SRAM).

44. A memory circuit, comprising:

a first register that receives and stores an address on a first transition of a clock signal;

a second register that receives and stores the address from the first register on a second transition of the clock signal;

a first memory block coupled to receive the address from the first register; and

a second memory block coupled to receive the address from the second register,

wherein a first data is read into the first memory block and a second data is read into the second memory block in one cycle of the clock signal when a write signal is associated with the address, the first data and the second data each being part of a single data word.

45. The memory circuit of claim 44, further including a comparison circuit, the comparison circuit being capable of comparing a read address with the address received into the first register and providing data in response to a read operation before that is written into the first memory block and the second memory block.

50. The memory circuit as in one of claims 44-49, further including a read/write terminal that receives a read signal or a write signal associated with the address.

51. The memory circuit as in one of claims 44-49, further including a circuit that allows performance of a write burst.

52. The memory circuit as in one of claims 44-49, further including a circuit that allows performance of a read burst.

46. A memory circuit, comprising:

a first register that receives and stores an address on a first transition of a clock signal;

a second register that receives and stores the address from the first register on a second transition of the clock signal;

a first memory block coupled to receive the address from the first register; and

a second memory block coupled to receive the address from the second register,

wherein a first data is read out from the first memory block and second data is read out from the second memory block in one cycle of the clock signal when a read signal is associated with the address, the first data and the second data each being part of a single data word.

47. A memory circuit, comprising:

a first register that receives and stores an address on a first transition of a clock signal;

a second register that receives and stores the address from the first register on a second transition of the clock signal;

a first memory block coupled to receive the address from the first register; and

a second memory block coupled to receive the address from the second register,

wherein a read access can occur in a first cycle of the clock signal and a write access can occur in a second cycle immediately following the first cycle with no dead cycles between.

48. A memory circuit, comprising:

a first register that receives and stores an address on a first transition of a clock signal;

a second register that receives and stores the address from the first register on a second transition of the clock signal;

a first memory block coupled to receive the address from the first register; and

a second memory block coupled to receive the address from the second register,

wherein a write access can occur in a first cycle of the clock signal and a read access can occur in a second cycle immediately following the first cycle with no dead cycles between.

49. A memory circuit, comprising:

a first register that receives and stores an address on a first transition of a clock signal;

a second register that receives and stores the address from the first register on a second transition of the clock signal;

a first memory block coupled to receive the address from the first register; and

a second memory block coupled to receive the address from the second register,

wherein each memory location of the first memory block stores a first portion of a data word and a corresponding memory location of the second memory block stores a second portion of a data word.