Test structure and method for yield improvement of double poly bipolar device
First Claim
1. A method of detecting crystal lattice defects in semiconductor manufacturing wherein a plurality of double-poly NPN transistors are formed in each of a plurality of spaced dies on a semiconductor wafer having a P-type substrate, comprising:
- forming test circuits on the wafer, the test circuit comprising a plurality of semiconductor structures having an N-type emitter structure overlaying a P-type base structure overlaying P-type material integrated with the wafer substrate;
charging the test circuits with an electron beam;
detecting secondary electrons emitted from the N-type emitter of the semiconductor structures; and
identifying test circuits exhibiting crystal lattice detects as a function of secondary electron emission.
9 Assignments
0 Petitions
Accused Products
Abstract
A method and apparatus for identifying crystal defects in emitter-base junctions of NPN bipolar transistors uses a test structure having an NP junction that can be inspected using passive voltage contrast. The test structure eliminates the collector of the transistor and simulates only the emitter and base. Eliminating the collector removes an NP junction between collector and substrate of a wafer allowing charge to flow from the substrate to emitter if the emitter-base junction is defective since only one NP junction exists in the test structure. In one embodiment, the test structures are located between dies on a wafer and may be formed in groups of several thousand.
-
Citations
6 Claims
-
1. A method of detecting crystal lattice defects in semiconductor manufacturing wherein a plurality of double-poly NPN transistors are formed in each of a plurality of spaced dies on a semiconductor wafer having a P-type substrate, comprising:
-
forming test circuits on the wafer, the test circuit comprising a plurality of semiconductor structures having an N-type emitter structure overlaying a P-type base structure overlaying P-type material integrated with the wafer substrate; charging the test circuits with an electron beam; detecting secondary electrons emitted from the N-type emitter of the semiconductor structures; and identifying test circuits exhibiting crystal lattice detects as a function of secondary electron emission. - View Dependent Claims (2, 3, 4, 5, 6)
-
Specification