High power Doherty amplifier
First Claim
1. A high power Doherty amplifier circuit having at least one input terminal and at least one output terminal comprising:
- at least one carrier transistor forming a main amplifier stage;
at least one peak transistor forming a peak amplifier stage;
a first input line connecting the input terminal to an input of the carrier transistor and comprising an artificial transmission line;
a second input line connecting the input terminal to an input of the peak transistor and comprising an artificial transmission line;
a first output line connecting and the output terminal to an output of the carrier transistor; and
a second output line connecting the output terminal to an output of the peak transistor, wherein the carrier transistor and the peak transistor are connected to a control circuit providing the desired dynamic controlling of amplification class parameters of the transistors.
4 Assignments
0 Petitions
Accused Products
Abstract
A high power Doherty amplifier circuit having at least one input terminal and at least one output terminal comprising at least one carrier transistor (30) forming a main amplifier stage; at least one peak transistor (32) forming a peak amplifier stage; a first input line (27) connecting the input terminal (28) to an input (29) of the carrier transistor (30); a second input line (31) connecting the input terminal (28) to an input (63) of the peak transistor (32); a first output line (33) connecting the output terminal (56) to an output (49) of the carrier transistor (30); and a second output line (35) connecting the output terminal (56) to an output (75) of the peak transistor (32). A high power Doherty amplifier circuit package comprising a support structure (104) supporting circuit elements of the Doherty amplifier circuit; at least one input terminal (102) and at least one output terminal (96) both terminals being supported on the support structure (104); at least one carrier transistor (92) forming a main amplifier stage and at least one peak transistor (98) forming a peak amplifier stage both transistors being supported on the support structure (104); a first input network (106) connecting the input terminal (102) to an input of the carrier transistor (92); a second input network (100, 114, 116) connecting the input terminal (102) to an input of the peak transistor (98); a first output network (94, 108, 110) connecting the output terminal (96) to an output of the carrier transistor (92); and a second output network (112) connecting the output terminal (96) to an output of the peak transistor (98), and wherein the input and output networks are artificial transmission lines comprising serial circuits and/or parallel circuits of at least one capacitance and/or at least one inductance.
141 Citations
16 Claims
-
1. A high power Doherty amplifier circuit having at least one input terminal and at least one output terminal comprising:
-
at least one carrier transistor forming a main amplifier stage; at least one peak transistor forming a peak amplifier stage; a first input line connecting the input terminal to an input of the carrier transistor and comprising an artificial transmission line; a second input line connecting the input terminal to an input of the peak transistor and comprising an artificial transmission line; a first output line connecting and the output terminal to an output of the carrier transistor; and a second output line connecting the output terminal to an output of the peak transistor, wherein the carrier transistor and the peak transistor are connected to a control circuit providing the desired dynamic controlling of amplification class parameters of the transistors. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A high power Doherty amplifier circuit package comprising:
-
a support structure supporting circuit elements of the Doherty amplifier circuit; at least one input terminal and at least one output terminal both terminals being supported on the support structure; at least one carrier transistor forming a main amplifier stage and at least one peak transistor forming a peak amplifier stage both transistors being supported on the support structure; a first input line connecting the input terminal to an input of the carrier transistor; a second input line connecting the input terminal to an input of the peak transistor; a first output line connecting the output terminal to an output of the carrier transistor; and
cpmprising an artificial transmission line; anda second output line connecting the output terminal to an output of the peak transistor and comprising an artificail transmission line, wherein the carrier transistor and the peak transistor are connected to a control circuit providing the desired dynamic controlling of amplification class parameters of the transistors. - View Dependent Claims (12, 13, 14, 15, 16)
-
Specification