Method and apparatus for computing placement costs
First Claim
Patent Images
1. For a placer that partitions a region of a circuit layout into a plurality of sub-regions, a method of placing a set of circuit elements in the circuit layout, the method comprising:
- a) for a set of sub-regions that contain the circuit elements, identifying a connection graph during a placement operation that connects the set of sub-regions, wherein the connection graph has at least one edge that is at least partially diagonal;
b) identifying a placement cost from an attribute of the connection graph, wherein the placement cost specifies a cost for the placement of the circuit elements; and
using the placement cost during a placement operation to identify a placement for the circuit elements, wherein the placement specifies positions in the circuit layout for the circuit elements.
2 Assignments
0 Petitions
Accused Products
Abstract
For a placer that partitions a region of a circuit layout into a plurality of sub-regions, some embodiments provide a method of computing placement costs. For a set of sub-regions, the method identifies a connection graph that connects the set of sub-regions. The connection graph has at least one edge that is at least partially diagonal. The method then identifies a placement cost from an attribute of the connection graph.
-
Citations
18 Claims
-
1. For a placer that partitions a region of a circuit layout into a plurality of sub-regions, a method of placing a set of circuit elements in the circuit layout, the method comprising:
-
a) for a set of sub-regions that contain the circuit elements, identifying a connection graph during a placement operation that connects the set of sub-regions, wherein the connection graph has at least one edge that is at least partially diagonal; b) identifying a placement cost from an attribute of the connection graph, wherein the placement cost specifies a cost for the placement of the circuit elements; and using the placement cost during a placement operation to identify a placement for the circuit elements, wherein the placement specifies positions in the circuit layout for the circuit elements. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. For a placer that partitions a region of a circuit layout into a plurality of sub-regions, a computer readable medium that stores a program for placing a set of circuit elements in the circuit layout, the program comprising:
-
a) a first set of instructions for identifying during a placement operation, for a set of sub-regions that contain the circuit elements, a connection graph that connects the set of sub-regions, wherein the connection graph has at least one edge that is at least partially diagonal; b) a second set of instructions for identifying a placement cost from an attribute of the connection graph, wherein the placement cost specifies a cost for the placement of the circuit elements; and c) a third set of instructions for using the placement cost during a placement operation to define a position in the circuit layout for the circuit elements. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
Specification