Method and apparatus for exception handling in a multi-processing environment
First Claim
1. A method for handling exceptions in a multi-processor system, the method comprising:
- receiving an exception within a processor which is one of a plurality of processors of the multi-processor system which is implemented within a control card of a network element for routine data in networks, wherein each of the plurality of processors in the multi-processor system shares a memory within the multi-processor system, wherein the memory includes a common interrupt handling vector address space shared by the plurality of the processors and a dedicated interrupt handling vector address space for each of the plurality of the processors, andexecuting one or more instructions at an address associated with a type of the received exception within the common interrupt handling vector address space of the memory, wherein the one or more instructions cause the processor to modify based on an identification of the processor an execution flow of the received exception to execute an interrupt handler located within a respective dedicated interrupt handling vector address spaces associated with the processor,wherein the plurality of processors includes a first processor and a second processor, the first processor executing a first operating system and the second processor executing a second operating system, the second operating system being different from the first operating systems and wherein the first processor along with the first operating system is configured to handle routine of data received within the network element and the second processor along with the second operating system is configured to handle provisioning and configuration of the network element;
wherein the first operating system is a real-time operating system handling the routing of data within the network element and the second operating system is a non real-time operating system handling the provisioning and configuration of the network element.
4 Assignments
0 Petitions
Accused Products
Abstract
A method and apparatus for exception handling in a multi-processor environment are described. In an embodiment, a method for handling a number of exceptions within a processor in a multi-processing system includes receiving an exception within the processor, wherein each processor in the multi-processor system shares a same memory. The method also includes executing a number of instructions at an address within a common interrupt handling vector address space of the same memory. The number of instructions cause the processor to determine an identification of the processor based on a query that is internal to the processor. Additionally, the method includes modifying execution flow of the exception to execute an interrupt handler located within one of a number of different interrupt handling vector address spaces.
25 Citations
20 Claims
-
1. A method for handling exceptions in a multi-processor system, the method comprising:
-
receiving an exception within a processor which is one of a plurality of processors of the multi-processor system which is implemented within a control card of a network element for routine data in networks, wherein each of the plurality of processors in the multi-processor system shares a memory within the multi-processor system, wherein the memory includes a common interrupt handling vector address space shared by the plurality of the processors and a dedicated interrupt handling vector address space for each of the plurality of the processors, and executing one or more instructions at an address associated with a type of the received exception within the common interrupt handling vector address space of the memory, wherein the one or more instructions cause the processor to modify based on an identification of the processor an execution flow of the received exception to execute an interrupt handler located within a respective dedicated interrupt handling vector address spaces associated with the processor, wherein the plurality of processors includes a first processor and a second processor, the first processor executing a first operating system and the second processor executing a second operating system, the second operating system being different from the first operating systems and wherein the first processor along with the first operating system is configured to handle routine of data received within the network element and the second processor along with the second operating system is configured to handle provisioning and configuration of the network element; wherein the first operating system is a real-time operating system handling the routing of data within the network element and the second operating system is a non real-time operating system handling the provisioning and configuration of the network element. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A system comprising:
-
a plurality of processors including a first processor and a second processor implemented within a control card of a network element for routing data for networks; a memory that includes a common exception handling vector address space shared by the plurality of processors, and a plurality of exception handling vector address spaces each associated with each of the plurality of processors, including a first exception handling vector address space and a second exception handling vector address space associated with the first processor and second processor respectively; a memory controller coupled to the memory and the plurality of processors, wherein the first processor is to execute a first operating system, wherein the second processor is to execute a second operating system, the second processor to execute one or more instructions in the common exception handling vector address space upon receipt of an exception, wherein the one or more instructions cause the second processor to modify based on an identification of the second processor an execution flow of the exception to execute an interrupt handler located within a respective dedicated interrupt handling vector address spaces associated with the second processor, wherein the second operating system is different from the first operating system, and wherein the first processor along with the first operating system is configured to handle routing of data received within the network element and the second processor along with the second operating system is configured to handle provisioning and configuration of the network element; wherein the first operating system is a real-time operating system handling the routing of data within the network element and the second operating system is a non real-time operating system handling the provisioning and configuration of the network element. - View Dependent Claims (12, 13, 14)
-
-
15. A storage medium that provides instructions for handling exceptions within a multi-processor system, which when executed by a machine, causes the machine to perform operations comprising:
-
receiving an exception within a processor which is one of a plurality of processors of the multi-processor system which is implemented within a control card of a network element for routing data in networks, wherein each of the plurality of processors in the multi-processor system shares a memory within the multi-processor system, wherein the memory includes a common interrupt handling vector address space shared by the plurality of the processors and a dedicated interrupt handling vector address space for each of the plurality of the processors, and executing one or more instructions at an address associated with a type of the received exception within the common interrupt handling vector address space of the memory, wherein the one or more instructions cause the processor to modify based on an identification of the processor an execution flow of the received exception to execute an interrupt handler located within a respective dedicated interrupt handling vector address spaces associated with the processor, wherein the plurality of processors includes a first processor and a second processor, the first processor executing a first operating system and the second processor executing a second operating systems the second operating system being different from the first operating systems, and wherein the first processor along with the first operating system is configured to handle routing of data received within the network element and the second processor along with the second operating system is configured to handle provisioning and configuration of the network element; wherein the first operating system is a real-time operating system handling the routing of data within the network element and the second operating system is a non real-time operating system handling the provisioning and configuration of the network element. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification