Please download the dossier by clicking on the dossier button x
×

Semiconductor memory device and method of operating same

  • US 7,085,156 B2
  • Filed: 04/01/2005
  • Issued: 08/01/2006
  • Est. Priority Date: 05/13/2003
  • Status: Active Grant
First Claim
Patent Images

1. An integrated circuit device comprising:

  • a semiconductor memory array, including;

    a plurality of semiconductor dynamic random access memory cells arranged in a matrix of rows and columns, each semiconductor dynamic random access memory cell includes a transistor having;

    a source region;

    a drain region;

    a body region disposed between the source region and the drain region, wherein the body region is electrically floating; and

    a gate spaced apart from, and capacitively coupled to, the body region;

    wherein each memory cell further includes (1) a first data state which corresponds to a first charge in the body region of the transistor of the memory cell, and (2) a second data state which corresponds to a second charge in the body region of the transistor of the memory cell wherein the second charge is substantially provided by removing charge from the body region through the source region of the corresponding transistor; and

    wherein the source region of the transistor of each memory cell corresponding to a first row of semiconductor dynamic random access memory cells is connected to the same source line and wherein the gate of the transistor of each memory cell corresponding to the first row of semiconductor dynamic random access memory cells is connected to the same word line; and

    wherein one or more predetermined memory cells of the first row are programmed to the second data state by programming each memory cell of the first row to the first data state and thereafter programming the one or more predetermined memory cells of the first row to the second data state.

View all claims
  • 8 Assignments
Timeline View
Assignment View
    ×
    ×