Computer system and method to dynamically generate system on a chip description files and verification information
First Claim
1. A System on a Chip (SoC) netlist builder and verification computer system comprising:
- a user interface module for providing user friendly and convenient interfaces that facilitate easy entry and modification of user selections and parameters;
an expert system module for analyzing information supplied by said user module and automatically providing SoC building and verification data to a parameter application module;
a parameter application module for applying parameters and developing command line strings based upon information received from said user interface and said expert system;
a chip level netlist generation module for automatically generating a chip level netlist based upon information received from said user interface module and said expert system module; and
a verification module for generating a test bench and a logical verification environment automatically including simulation models based upon information interpreted by said parameter application module.
2 Assignments
0 Petitions
Accused Products
Abstract
The present invention facilitates automation of system on a chip (SoC) design, manufacture and verification in a convenient and efficient manner. In one embodiment, a SoC netlist builder and verification computer system of the present invention includes a user interface module, a parameter application module, an expert system module and a chip level netlist generation module. The user interface module provides user friendly and convenient interfaces that facilitate easy entry and modification of user selections and parameters. The parameter application module interprets information supplied by the user module and the expert system module and creates directions (e.g., command lines) passed to other modules for execution. The expert system module analyzes information and automatically provides SoC building and verification data including automated addition of default architectural features, automated insertion of default parameters, and automated input of information to the verification module. The chip level netlist generation module automatically generates a chip level netlist, including the instantiation of internal IC devices and connections between the circuit blocks for internal signals. The verification module automatically generates a test bench and a logical verification environment including simulation models (e.g., a chip model and a system level model).
92 Citations
14 Claims
-
1. A System on a Chip (SoC) netlist builder and verification computer system comprising:
-
a user interface module for providing user friendly and convenient interfaces that facilitate easy entry and modification of user selections and parameters; an expert system module for analyzing information supplied by said user module and automatically providing SoC building and verification data to a parameter application module; a parameter application module for applying parameters and developing command line strings based upon information received from said user interface and said expert system; a chip level netlist generation module for automatically generating a chip level netlist based upon information received from said user interface module and said expert system module; and a verification module for generating a test bench and a logical verification environment automatically including simulation models based upon information interpreted by said parameter application module. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. In a computer system, a system on a chip netlist builder and verification computer method for facilitating creation and modification of internal integrated circuit (IC) designs utilizing existing circuit block designs, said method comprising the steps of:
-
providing a user friendly interface; performing a parameter application process; executing an expert system process; implementing a chip level netlist generation process including core netlist and I/O pin netlists; verifying a system on a chip design automatically; creating an underlying structure list, wherein creating the underlying structure list comprises, interpreting information and commands entred by a user; and performing required iterations. - View Dependent Claims (8, 9, 10, 11, 12, 13, 14)
-
Specification