Delay stage for oscillator circuit and corresponding applications
First Claim
1. An oscillator, comprising:
- circuitry to affect the amount of supply current that flows through said oscillator'"'"'s delay stages in order to affect delay through said delay stage;
a delay stage comprising;
a) at least two differential inputs;
b) a pair of single ended inverters for each differential input, each pair of single ended inverters further comprising, for their corresponding differential input;
i) a first single ended inverter whose input is coupled to a + input of said corresponding differential input;
ii) a second single ended inverter whose input is coupled to a −
input of said corresponding differential input each said first single and second single ended inverter input being coupled to only one output node of another delay stage; and
, c) a differential output, said differential output further comprising;
i) a + output that is coupled to each said second single ended inverter output;
ii) a −
output that is coupled to each said first single ended inverter output.
7 Assignments
0 Petitions
Accused Products
Abstract
An oscillator delay stage is described. The oscillator delay stage includes at least one differential input; a pair of single ended inverters for each differential input; and, a differential output. With respect to the pair of single ended inverters for each differential input, each pair of single ended inverters further include for their corresponding differential input: i) a first single ended inverter whose input is coupled to a + input of the corresponding differential input; and, ii) a second single ended inverter whose input is coupled to a − input of the corresponding differential input. With respect to the differential output, the differential input further includes: i) a + output that is coupled to each said second single ended inverter output; ii) a − output that is coupled to each said first single ended inverter output.
53 Citations
44 Claims
-
1. An oscillator, comprising:
- circuitry to affect the amount of supply current that flows through said oscillator'"'"'s delay stages in order to affect delay through said delay stage;
a delay stage comprising;a) at least two differential inputs;
b) a pair of single ended inverters for each differential input, each pair of single ended inverters further comprising, for their corresponding differential input;
i) a first single ended inverter whose input is coupled to a + input of said corresponding differential input;
ii) a second single ended inverter whose input is coupled to a − input of said corresponding differential input each said first single and second single ended inverter input being coupled to only one output node of another delay stage; and
,c) a differential output, said differential output further comprising;
i) a + output that is coupled to each said second single ended inverter output;
ii) a −
output that is coupled to each said first single ended inverter output. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21)
- circuitry to affect the amount of supply current that flows through said oscillator'"'"'s delay stages in order to affect delay through said delay stage;
-
22. The machine readable medium having stored thereon a description of an oscillator, said oscillator comprising:
- circuitry to affect the amount of supply current that flows through said oscillator'"'"'s delay stages in order to affect delay through said delay stages;
a delay stage comprising;a) at least one differential input;
b) a pair of single ended inverters for each differential input, each pair of single ended inverters further comprising, for their corresponding differential input;
i) a first single ended inverter whose input is coupled to a + input of said corresponding differential input;
ii) a second single ended inverter whose input is coupled to a - input each said first and second single ended inverter input being coupled to only one output node of another delay stage c) a differential output, said differential output further comprising;
i) a + output that is coupled to each said second single ended inverter output;
ii) a - output that is coupled to each said first single ended inverter output. - View Dependent Claims (23, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44)
- circuitry to affect the amount of supply current that flows through said oscillator'"'"'s delay stages in order to affect delay through said delay stages;
- 24. The machine readable medium of claim 24 wherein said oscillator has an odd number of delay stages.
Specification