System and method for establishing word synchronization
First Claim
1. A phase synchronizer comprising:
- an input shift register for receiving a sequence of bits comprising a codeword;
a first syndrome computing module, operatively coupled to said input shift register, for computing first syndromes relating to a first potential phase of said codeword;
a first error detection module for determining, based upon said first syndromes, a first number of errors associated with said first potential phase of said codeword;
a second syndrome computing module, operatively coupled to said input shift register, for computing second syndromes relating to a second potential phase of said codeword;
a second error detection module for determining, based upon said second syndromes, a second number of errors associated with said second potential phase of said codeword; and
a comparator arrangement for comparing said first number of errors and said second number of errors to a threshold value, said first potential phase corresponding to a valid codeword phase when said first number of errors is less than said threshold value and said second potential phase corresponding to a valid codeword phase when said second number of errors is less than said threshold value.
7 Assignments
0 Petitions
Accused Products
Abstract
A phase synchronizer may operate, for example, to establish synchronization with a phase of a received codeword. The phase synchronizer may include, for example, an input shift register, a first syndrome computing module, a first error detection module, a second syndrome computing module, a second error detection module and a comparator arrangement. The first syndrome computing module may compute syndromes relating to a first potential phase of the codeword. The first error detection module may determine, based upon the first syndromes, a first number of errors associated with the first potential phase of the codeword. The second syndrome computing module may compute syndromes relating to a second potential phase of the codeword. The second error detection module may determine, based upon the second syndromes, a second number of errors associated with the second potential phase of the codeword.
39 Citations
23 Claims
-
1. A phase synchronizer comprising:
-
an input shift register for receiving a sequence of bits comprising a codeword; a first syndrome computing module, operatively coupled to said input shift register, for computing first syndromes relating to a first potential phase of said codeword; a first error detection module for determining, based upon said first syndromes, a first number of errors associated with said first potential phase of said codeword; a second syndrome computing module, operatively coupled to said input shift register, for computing second syndromes relating to a second potential phase of said codeword; a second error detection module for determining, based upon said second syndromes, a second number of errors associated with said second potential phase of said codeword; and a comparator arrangement for comparing said first number of errors and said second number of errors to a threshold value, said first potential phase corresponding to a valid codeword phase when said first number of errors is less than said threshold value and said second potential phase corresponding to a valid codeword phase when said second number of errors is less than said threshold value. - View Dependent Claims (2)
-
-
3. A codeword synchronization module comprising:
-
an input shift register for receiving a sequence of bits comprising a codeword; a plurality of phase synchronizers associated with a corresponding plurality of potential phases of said codeword, each of said phase synchronizers producing a codeword valid signal upon determining that said input shift register includes a set of said bits corresponding to said codeword; and a comparator coupled to said plurality of phase synchronizers to determine whether any of said phase synchronizers produce a codeword valid signal, wherein a first of said phase synchronizers produces a codeword valid signal upon determining that a number of errors within an associated one of said potential phases of said codeword is less than a predefined threshold, said first of said phase synchronizers including; a syndrome computing module; and an error detection module, said error detection module determining a first number of errors associated with a first of said plurality of potential phases of said codeword using syndromes produced by said syndrome computing module. - View Dependent Claims (4, 5, 6, 7, 8)
-
-
9. A method of codeword synchronization comprising:
-
computing first syndromes relating to a first potential phase of a received codeword; determining, based upon said first syndromes, a first number of errors associated with said first potential phase of said codeword; computing second syndromes relating to a second potential phase of said codeword; determining, based upon said second syndromes, a second number of errors associated with said second potential phase of said codeword; and comparing said first number of errors and said second number of errors to a threshold value, said first potential phase corresponding to a valid codeword phase when said first number of errors is less than said threshold value and said second potential phase corresponding to a valid codeword phase when said second number of errors is less than said threshold value. - View Dependent Claims (10, 11, 13)
-
-
12. A method of codeword synchronization comprising:
-
receiving a sequence of bits comprising a codeword; computing a plurality of sets of syndromes, each set of syndromes being associated with a potential phase of said codeword; identifying a number of errors associated with each said potential phase of said codeword using the one of said sets of syndromes associated with each said potential phase; and determining whether a number of errors associated with any of said potential phases is less than a predetermined threshold.
-
-
14. A data receiving apparatus for receiving data packets, each of said data packets being identified by an access code, said apparatus comprising:
-
an input shift register for receiving a sequence of bits comprising a codeword, said codeword corresponding to one of said access codes; and a plurality of codeword detection modules associated with a corresponding plurality of potential phases of said codeword, each of said codeword detection modules generating a codeword valid signal when a number of errors associated with an associated one of said potential phases is less than a predetermined threshold. - View Dependent Claims (15, 16, 17, 18)
-
-
19. A codeword synchronization system comprising:
-
a sampling arrangement for generating N bitstreams in response to a received data stream, where N is an integer; a set of N codeword synchronization modules, each of said N codeword synchronization modules providing a plurality of codeword error signals indicative of a number of errors associated with a corresponding plurality of potential phases of one of said N bitstreams; and a phase selection module for identifying one of said codeword error signals as being indicative of a lowest number of errors. - View Dependent Claims (20, 21, 22, 23)
-
Specification