Universial energy conditioning interposer with circuit architecture
DC CAFCFirst Claim
1. An integral capacitor comprising:
- a power plane having a power surface and a power periphery, the power plane coupling power to signals of an integrated circuit operating at a fundamental frequency;
a first ground plane having a first ground surface and a first ground periphery, the first ground plane coupling ground to the signals, the first ground plane being separated from the power plane by a first distance, the first ground surface being larger than the power surface;
the first ground periphery extending at least a second distance from the power periphery, the second distance being at least larger than N times the first distance; and
a dielectric layer formed between the power plane and the first ground plane.
2 Assignments
Litigations
0 Petitions
Accused Products
Abstract
The present invention relates to an interposer substrate for interconnecting between active electronic componentry such as but not limited to a single or multiple integrated circuit chips in either a single or a combination and elements that could comprise of a mounting substrate, substrate module, a printed circuit board, integrated circuit chips or other substrates containing conductive energy pathways that service an energy utilizing load and leading to and from an energy source. The interposer will also possess a multi-layer, universal multi-functional, common conductive shield structure with conductive pathways for energy and EMI conditioning and protection that also comprise a commonly shared and centrally positioned conductive pathway or electrode of the structure that can simultaneously shield and allow smooth energy interaction between grouped and energized conductive pathway electrodes containing a circuit architecture for energy conditioning as it relates to integrated circuit device packaging. The invention can be employed between an active electronic component and a multilayer circuit card. A method for making the interposer is not presented and can be varied to the individual or proprietary construction methodologies that exist or will be developed.
-
Citations
61 Claims
-
1. An integral capacitor comprising:
-
a power plane having a power surface and a power periphery, the power plane coupling power to signals of an integrated circuit operating at a fundamental frequency;
a first ground plane having a first ground surface and a first ground periphery, the first ground plane coupling ground to the signals, the first ground plane being separated from the power plane by a first distance, the first ground surface being larger than the power surface;
the first ground periphery extending at least a second distance from the power periphery, the second distance being at least larger than N times the first distance; and
a dielectric layer formed between the power plane and the first ground plane. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A packaged device comprising:
-
a die containing an integrated circuit;
a plurality of controlled collapse chip connection (C4) bumps attaching the die to a substrate; and
an integral capacitor attaching to the die to reduce radiation, the integral capacitor comprising;
a power plane having a power surface and a power periphery, the power plane coupling power to signals of an integrated circuit operating at a fundamental frequency, a first ground plane having a first ground surface and a first ground periphery, the first ground plane coupling ground to the signals, the firstground plane being separated from the power plane by a first distance, the first ground surface being larger than the power surface and the first ground periphery extending at least a second distance from the power periphery, the second distance being at least larger than N times the first distance, and a dielectric layer formed between the power plane and the first ground plane. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A method comprising:
-
coupling power to signals of an integrated circuit operating at a fundamental frequency by a power plane having a power surface and a power periphery;
coupling ground to the signals by a first ground plane having a first ground surface 5 and a first ground periphery, the first ground plane being separated from the power plane by a first distance, the first ground surface being larger than the power surface and the first ground periphery extending at least a second distance from the power periphery, the second distance being at least larger than N times the first distance; and
forming a dielectric layer between the power plane and the first ground plane. - View Dependent Claims (22, 23, 24, 25, 26, 27, 28, 29, 30)
-
-
31. An energy conditioner comprising;
-
a first pathway having a first surface and a first perimeter, and the first pathway coupled to an integrated circuit;
a second pathway having a second surface and a second perimeter, and the second pathway coupled to the integrated circuit;
the second pathway being separated from the first pathway by a first distance;
the second surface being larger than the first surface;
the second perimeter extending at least a second distance from the first perimeter;
the second distance being at least larger than a number times the first distance; and
a dielectric layer formed between the first pathway and the second pathway.
-
-
32. An enclosure comprising:
-
a power plane having a power surface and a power periphery, the power plane coupling power to signals of an integrated circuit operating at a fundamental frequency; and
first and second ground planes having first and second ground surfaces and first and second ground peripheries, the first and second ground planes coupling ground to the signals, the first and second ground planes being separated from the power plane by first and second distances, respectively, the first and second ground surfaces being larger than the power surface, the first and second ground peripheries extending at least third and fourth distances from the power peppery, respectively, the third and fourth distances being N and M times larger than the first and second distances, respectively. - View Dependent Claims (33, 34, 35, 36, 37, 38, 39, 40, 41)
-
-
42. A packaged device comprising:
-
a die containing an integrated circuit having signals operating at a fundamental frequency;
a plurality of controlled collapse chip connection (C4) bumps attaching the die to a substrate; and
an enclosure attaching to the die to reduce radiation, the enclosure comprising;
a power plane having a power surface and a power periphery, the power plane coupling power to the signals of the integrated circuit, and first and second ground planes having first and second ground surfaces and first and second ground peripheries, the first and second ground planes coupling ground to the signals, the first and second ground planes being separated from the power plane by first and second distances, respectively, the first and second ground surfaces being larger than the power surface, the first and second ground peripheries extending at least third and fourth distances from the power periphery, respectively, the third and fourth distances being N and M times larger than the first and second distances, respectively. - View Dependent Claims (43, 44, 45, 46, 47, 48, 49, 50, 51)
-
-
52. A method comprising:
-
coupling power to signals of an integrated circuit operating at a fundamental frequency by a power plane having a power surface and a power periphery; and
coupling pound to the signals by first and second ground planes having first and second ground surfaces and first and second ground peripheries, the first and second ground planes being separated from the power plane by first and second distances, respectively, the first and second ground surfaces being larger than the power surface, the first and second ground peripheries extending at least third and fourth distances from the power periphery, respectively, the third and fourth distances being N and M times larger than the first and second distances, respectively. - View Dependent Claims (53, 54, 55, 56, 57, 58, 59, 60, 61)
-
Specification