Non-volatile semiconductor storage device performing ROM read operation upon power-on
First Claim
Patent Images
1. A non-volatile semiconductor storage device comprising:
- at least one pad to which a control signal is supplied; and
power-on level detecting circuit which receives the power supply voltage and detects that the power supply voltage has reached a predetermined level during a rise to output a power-on reset signal;
a delay circuit which is connected to the power-on level detecting circuit and the at least one pad and which has delay time controlled according to the control signal so as to delay the power-on reset signal; and
a ROM region which stores fuse data, the ROM region connected to the delay circuit, a timing for activating an operation of reading the fuse data is controlled according to the power-on reset signal output from the delay circuit.
5 Assignments
0 Petitions
Accused Products
Abstract
A power-on reset circuit has a power-on level detecting circuit which detects a power voltage to output a power-on reset signal and a delay circuit which delays the power-on reset signal output by the power-on level detecting circuit. Two chip address specifying pads are connected to the delay circuit. Delay time in the delay time is controlled according to a chip address supplied to these two pads.
48 Citations
24 Claims
-
1. A non-volatile semiconductor storage device comprising:
-
at least one pad to which a control signal is supplied; and power-on level detecting circuit which receives the power supply voltage and detects that the power supply voltage has reached a predetermined level during a rise to output a power-on reset signal; a delay circuit which is connected to the power-on level detecting circuit and the at least one pad and which has delay time controlled according to the control signal so as to delay the power-on reset signal; and a ROM region which stores fuse data, the ROM region connected to the delay circuit, a timing for activating an operation of reading the fuse data is controlled according to the power-on reset signal output from the delay circuit. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A device comprising:
-
a fuse circuit which stores first fuse data and reads the first fuse data when a power supply voltage reaches a first level during a rise; a ROM region which stores second fuse data; and a read control circuit connected to the ROM region to receive the first fuse data and control reading of the second fuse data from the ROM region after the power supply voltage has reached a second level during a rise so as to control timing for activating an operation of reading the second fuse data, according to the first fuse data. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. A non-volatile semiconductor storage device comprising:
-
a ROM region which stores fuse data; a pulse generating circuit which generates a pulse signal on the basis of a first signal supplied to a first pad; a delay circuit which receives and delays the pulse signal and has delay time controlled on the basis of a second signal supplied to at least one second pad; and a ROM read control circuit connected to the ROM region and the delay circuit to control reading of the fuse data from the ROM region according to an output from the delay circuit. - View Dependent Claims (18, 19, 20)
-
-
21. A non-volatile semiconductor storage device comprising:
-
a first non-volatile memory chip having a ROM region which stores fuse data, the first non-volatile memory receiving a power supply voltage and controlling reading of the fuse data from the ROM region after the power supply voltage has reached a predetermined level during a rise; and at least two second non-volatile memory chips having a ROM region which stores fuse data, the at least two second non-volatile memories each receiving the power supply voltage and controlling reading of the fuse data from the ROM region after the power supply voltage has reached a predetermined level during a rise, the at least two second non-volatile memory chips having timings for activating an operation of reading the fuse data which timings are different from that for the first non-volatile memory chip and from each other. - View Dependent Claims (22)
-
-
23. A non-volatile semiconductor storage device comprising:
-
a first non-volatile memory chip; and at least one second non-volatile memory chip, the first non-volatile memory chip includes; a first ROM region which stores fuse data; a first pulse generating circuit which generates a first pulse signal on the basis of a first signal; a first delay circuit which receives and delays the first pulse signal and has delay time for the first pulse signal controlled on the basis of a second signal supplied to at least one second pad; and a first ROM read control circuit which receives an output from the first delay circuit to control reading of the fuse data from the first ROM region according to the output from the first delay circuit; the at least one second non-volatile memory chip includes; a second ROM region which stores fuse data; a second pulse generating circuit which generates a second pulse signal on the basis of the first signal;
a second delay circuit which receives and delays the second pulse signal and has delay time for the second pulse signal controlled on the basis of a third signal supplied to at least one third pad; anda second ROM read control circuit which receives an output from the second delay circuit to control reading of the fuse data from the second ROM region according to the output from the second delay circuit. - View Dependent Claims (24)
-
Specification