Processor architecture and a method of processing
First Claim
1. A method of processing comprising:
- (a) receiving a data packet;
(b) modifying the data packet employing information associated with a destination of the data packet to determine what modifications of the data packet are needed for transmission to the destination; and
(c) before step (b), determining based on the information a number of times to transmit (TTT) portions of the data packet to transmit the entire packet to the destination.
7 Assignments
0 Petitions
Accused Products
Abstract
A process and architecture to simplify the implementation of a high-speed scheduler. A traditional packet based scheduler works the length of the packet. Instead, the present invention uses a transmit queue that determines how many times a portion of a packet needs to be transmitted independent of the process to modify or transform the packet. The packet could be an ATM cell, it could be a fabric cell, or it could be a portion of a frame-based transmission of the packet. As a result, the transmit queue need only determine how many times (times to transmit (TTT)) to schedule transmission of part of the packet. The determined TTT from the transit queue takes into account the packet-based modifications that will be performed on the packet. The TTT is used to determine how many cells the packet needs to be divided into. In another illustrative embodiment, the number of cells or the TTT is determined prior to adding or removing data from the packet. In a further illustrative embodiment, the transmit queue is separate from the circuitry that modifies the packet. In other words, determining the TTT for a packet is separate from the process of modifying the packet for transmission.
39 Citations
18 Claims
-
1. A method of processing comprising:
-
(a) receiving a data packet; (b) modifying the data packet employing information associated with a destination of the data packet to determine what modifications of the data packet are needed for transmission to the destination; and (c) before step (b), determining based on the information a number of times to transmit (TTT) portions of the data packet to transmit the entire packet to the destination. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A routing switch processor, comprising:
-
an interface that receives a data packet over a communications network; a processing engine, coupled to the interface, that modifies the data packet for transmission; and a transmit queue, coupled to the interface and the processing engine, that determines, based on information associated with the destination of the data packet received by the interface, a number of times to transmit (TTT) portions of the data packet to transmit the entire data packet before the processing engine modifies the data packet, wherein the processing engine employs the information to determine what modifications of the data packet are needed for transmission to the destination. - View Dependent Claims (15, 16, 17, 18)
-
Specification