Large gain range, high linearity, low noise MOS VGA
First Claim
1. A gain circuit, comprising:
- a substrate;
a first differential pair amplifier disposed upon the substrate and coupled to a first circuit output having a gain contributing to circuit gain in direct proportion to the first differential pair amplifier gain;
a second differential pair amplifier disposed upon the substrate and coupled to a second circuit output having a gain, and coupled to the first differential amplifier such that an increase in second differential pair amplifier gain contributes to a decrease in the circuit gain; and
a variable voltage source coupled to the circuit outputs, a voltage output of the variable voltage source determining respective drain source voltages on the first differential pair and the second differential pair based on a differential input signal received at the first differential pair amplifier and the second differential pair amplifier, and thereby controlling the gain of the first differential pair and the gain of the second differential pair,wherein the variable voltage source controls a transconductance of the gain circuit so as to improve linearity of the gain circuit.
6 Assignments
0 Petitions
Accused Products
Abstract
An integrated receiver with channel selection and image rejection is substantially implemented on a single CMOS integrated circuit. A receiver front end provides programable attenuation and a programable gain low noise amplifier. LC filters integrated onto the substrate in conjunction with image reject mixers provide image frequency rejection. Filter tuning and inductor Q compensation over temperature are performed on chip. Active filters utilize multi track spiral inductors with shields to increase circuit Q. Frequency planning provides additional image rejection. Local oscillator signal generation methods on chip reduce distortion. A PLL generates needed out of band LO signals. Direct synthesis generates in band LO signals. PLL VCOs are centered automatically. A differential crystal oscillator provides a frequency reference. Differential signal transmission throughout the receiver is used. ESD protection is provided by a pad ring and ESD clamping structure. Shunts utilize a gate boosting at each pin to discharge ESD build up. An IF VGA utilizes distortion cancellation achieved with cross coupled differential pair amplifiers having their Vds dynamically modified in conjunction with current steering of the differential pairs sources.
44 Citations
10 Claims
-
1. A gain circuit, comprising:
-
a substrate; a first differential pair amplifier disposed upon the substrate and coupled to a first circuit output having a gain contributing to circuit gain in direct proportion to the first differential pair amplifier gain; a second differential pair amplifier disposed upon the substrate and coupled to a second circuit output having a gain, and coupled to the first differential amplifier such that an increase in second differential pair amplifier gain contributes to a decrease in the circuit gain; and a variable voltage source coupled to the circuit outputs, a voltage output of the variable voltage source determining respective drain source voltages on the first differential pair and the second differential pair based on a differential input signal received at the first differential pair amplifier and the second differential pair amplifier, and thereby controlling the gain of the first differential pair and the gain of the second differential pair, wherein the variable voltage source controls a transconductance of the gain circuit so as to improve linearity of the gain circuit. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method for providing, over a wide range of input signal voltages, variable gain amplification having a linear change in output current gain at a differential current output port as a function of a change in differential voltage input at a differential voltage input port, the variable gain amplification provided by a variable gain amplifier responsive to the differential voltage input, the method comprising the steps of:
-
receiving an input signal voltage; and adjusting a transconductance of the variable gain amplifier in response to the input signal voltage so as to flatten a transconductance transfer characteristic of the variable gain amplifier, the adjusting step including reducing a drain source voltage across the variable gain amplifier for increasing amplitude of the input signal voltage. - View Dependent Claims (9, 10)
-
Specification