Synchronous dynamic random access memory devices having dual data rate 1 (DDR1) and DDR2 modes of operation and methods of operating same
First Claim
Patent Images
1. A synchronous dynamic random access memory device for both DDR1 and DDR2 mode operations, comprising:
- a mode selection circuit configured to generate a first mode selection signal that activates a DDR1 mode operation and a second mode selection signal that activates a DDR2 mode operation;
a row decoder configure to decode a row address;
a column decoder configured to select two global data lines for one unit data input/output in response to the first mode selection signal, and configured to select four global data lines for said one unit data input/output in response to the second mode selection signal;
a core section configured to receive data from the two global data lines arid output the data to the two global data lines in response to the first mode selection signal, and configured to receive the data from the four global data lines and output the data to the four global data lines in response to the second mode selection signal; and
an input and output control circuit configured to prefetch two bits data in response to the first mode selection signal to provide the two bits data to the core section, configure to output the two bits data received from the core section in response to the first mode selection signal, configured to prefetch four bits data in response to the second mode selection signal to provide the four bits data to the core section, and configured to output the four bits data received from the core section in response to the second mode selection signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A dual data rate dynamic random access memory (DDR DRAM) device may operate in dual DDR modes via a mode selection circuit configured to enable a Dual Data Rate (DDR) 1 mode of operation for the DDR DRAM or a DDR2 mode of operation for the DDR DRAM.
-
Citations
15 Claims
-
1. A synchronous dynamic random access memory device for both DDR1 and DDR2 mode operations, comprising:
-
a mode selection circuit configured to generate a first mode selection signal that activates a DDR1 mode operation and a second mode selection signal that activates a DDR2 mode operation; a row decoder configure to decode a row address; a column decoder configured to select two global data lines for one unit data input/output in response to the first mode selection signal, and configured to select four global data lines for said one unit data input/output in response to the second mode selection signal; a core section configured to receive data from the two global data lines arid output the data to the two global data lines in response to the first mode selection signal, and configured to receive the data from the four global data lines and output the data to the four global data lines in response to the second mode selection signal; and an input and output control circuit configured to prefetch two bits data in response to the first mode selection signal to provide the two bits data to the core section, configure to output the two bits data received from the core section in response to the first mode selection signal, configured to prefetch four bits data in response to the second mode selection signal to provide the four bits data to the core section, and configured to output the four bits data received from the core section in response to the second mode selection signal.
-
-
2. A dual data rate dynamic random access memory (DDR DRAM) device comprising:
a mode selection circuit configured to enable a Dual Data Rate (DDR) 1 mode of operation for the DDR DRAM or a DDR2 mode of operation for the DDR DRAM. - View Dependent Claims (3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14)
-
15. A method of operating a dual mode DDR DRAM device comprising:
-
operating in a DDR1 mode responsive to a first mode selection signal; and operating in a DDR2 mode of operation responsive to a second mode selection signal.
-
Specification