Method and apparatus for shared processing a plurality of signals
First Claim
1. A signal processing apparatus that is arranged and constructed to be shared for processing a plurality of signals without interference between the signals, the signal processing apparatus comprising:
- an input multiplexer for sequentially selecting from among the plurality of signals to provide a sequence of selected signals at a first sample rate;
a processing unit for concurrently processing the sequence of selected signals to provide a sequence of processed signals at a second sample rate that differs from the first sample rate, the processing unit having an input coupled to the input multiplexer and a delay stage including a number of series coupled delay elements with the number of delay elements corresponding to the plurality of signals;
an output de-multiplexer for sequentially selecting from the sequence of processed signals at the second sample rate to provide a plurality of processed signals corresponding one to one with the plurality of signals; and
a controller for synchronizing the input multiplexer, the processing unit, and the output de-multiplexer so that the plurality of processed signals correspond one to one with the plurality of signals.
19 Assignments
0 Petitions
Accused Products
Abstract
A signal processing apparatus preferably suitable for implementation as an integrated circuit, that is arranged and constructed to be shared for processing a plurality of signals without interference between the signals and method thereof, the signal processing apparatus comprising: an input multiplexer for sequentially selecting from among the plurality of signals to provide a sequence of selected signals; a processing unit for processing the sequence of selected signals to provide a sequence of processed signals, the processing unit having an input coupled to the input multiplexer and a delay stage including a plurality of series coupled delay elements with one delay element corresponding to each of the plurality of signals; and an output de-multiplexer for sequentially selecting from the sequence of processed signals to provide a plurality of processed signals corresponding one to one with the plurality of signals.
41 Citations
27 Claims
-
1. A signal processing apparatus that is arranged and constructed to be shared for processing a plurality of signals without interference between the signals, the signal processing apparatus comprising:
-
an input multiplexer for sequentially selecting from among the plurality of signals to provide a sequence of selected signals at a first sample rate; a processing unit for concurrently processing the sequence of selected signals to provide a sequence of processed signals at a second sample rate that differs from the first sample rate, the processing unit having an input coupled to the input multiplexer and a delay stage including a number of series coupled delay elements with the number of delay elements corresponding to the plurality of signals; an output de-multiplexer for sequentially selecting from the sequence of processed signals at the second sample rate to provide a plurality of processed signals corresponding one to one with the plurality of signals; and a controller for synchronizing the input multiplexer, the processing unit, and the output de-multiplexer so that the plurality of processed signals correspond one to one with the plurality of signals. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method of processing a plurality of signals without interference between the signals using a shared processor, the method comprising:
-
providing, at a first sample rate, a sequence of selected signals corresponding to the plurality of signals; process, concurrently, the sequence of selected signals to provide a sequence of processed signals at a second sample rate that differs from the first sample rate, the processing including delaying a linear combination of each of the sequence of selected signals using a delay stage including a plurality of series coupled delay elements with a delay element corresponding to each of the plurality of signals; and sequentially and synchronously with the providing the sequence of processed signals at the second sample rate, selecting from the sequence of processed signals to provide a plurality of processed signals corresponding one to one with the plurality of signals. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
-
17. An integrated circuit that is arranged and constructed to perform shared processing for a plurality of signals without interference between the signals, the integrated circuit comprising:
-
an input multiplexer for sequentially selecting from among the plurality of signals to provide a sequence of selected signals at a first sample rate; a processing unit for concurrently processing the sequence of selected signals to provide a sequence of processed signals at a second sample rate that differs from the first sample rate, the processing unit having an input coupled to the input multiplexer and a delay stage including a number of series coupled delay elements with the number of delay element corresponding to the plurality of signals; an output de-multiplexer for sequentially selecting from the sequence of processed signals at the second sample rate to provide a plurality of processed signals corresponding one to one with the plurality of signals; and a controller for synchronizing the input multiplexer, the processing unit, and the output de-multiplexer so that the plurality of processed signals correspond one to one with the plurality of signals. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24, 25, 26, 27)
-
Specification