Methods for producing packaged integrated circuit devices and packaged integrated circuit devices produced
First Claim
Patent Images
1. A method of producing a crystalline substrate based device comprising:
- providing a wafer including a semiconductor substrate and comprising a plurality of semiconductor microstructures each including at least one optoelectronic device;
providing a wafer-level transparent packaging layer;
forming a wafer-level spacer onto said wafer-level transparent packaging layer, said packaging layer and said spacer defining a plurality of cavities extending entirely through said spacer, the step of forming the wafer-level spacer including applying a spacer material separate from the wafer-level transparent packaging layer to the wafer-level transparent packaging layer;
thensealing said wafer-level spacer to said wafer so that the cavities in the wafer-level spacer extend between the wafer and the transparent packaging layer; and
subsequently dicing said semiconductor substrate, having said wafer-level spacer and said wafer-level transparent packaging layer sealed thereunto, to form individual chip scale packaged devices each including a microstructure, a chip scale portion of said transparent packaging layer, and a cavity disposed between the microstructure and the portion of the transparent packaging layer,wherein the process is performed without removing material of the wafer-level transparent packaging layer prior to said dicing step.
9 Assignments
0 Petitions
Accused Products
Abstract
A method of producing a crystalline substrate based device includes forming a microstructure on a crystalline substrate. At least one packaging layer is sealed over the microstructure by an adhesive and defines therewith at least one gap between the crystalline substrate and the at least one packaging layer.
89 Citations
42 Claims
-
1. A method of producing a crystalline substrate based device comprising:
-
providing a wafer including a semiconductor substrate and comprising a plurality of semiconductor microstructures each including at least one optoelectronic device; providing a wafer-level transparent packaging layer; forming a wafer-level spacer onto said wafer-level transparent packaging layer, said packaging layer and said spacer defining a plurality of cavities extending entirely through said spacer, the step of forming the wafer-level spacer including applying a spacer material separate from the wafer-level transparent packaging layer to the wafer-level transparent packaging layer;
thensealing said wafer-level spacer to said wafer so that the cavities in the wafer-level spacer extend between the wafer and the transparent packaging layer; and subsequently dicing said semiconductor substrate, having said wafer-level spacer and said wafer-level transparent packaging layer sealed thereunto, to form individual chip scale packaged devices each including a microstructure, a chip scale portion of said transparent packaging layer, and a cavity disposed between the microstructure and the portion of the transparent packaging layer, wherein the process is performed without removing material of the wafer-level transparent packaging layer prior to said dicing step. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A method of making a plurality of chip scale packages comprising:
-
(a) uniting a unitary semiconductor wafer including a plurality of chips, a wafer level protective layer and a plurality of spacer elements so that the spacer elements are disposed between the wafer level protective layer and the wafer, so that each spacer element is disposed on one chip and defines a cavity between that chip and the wafer level protective layer, and so that there are openings between spacer elements disposed on adjacent chips, the uniting step including connecting the spacer elements to the wafer using an adhesive so that the adhesive extends into the openings; and
then(b) dicing the wafer and wafer level protective layer along severance planes aligned with the openings and extending through the adhesive. - View Dependent Claims (20, 21)
-
-
22. A method of making a chip scale package comprising:
-
(a) forming a wafer level spacer on a wafer level protective layer by applying a layer of a spacer material onto the wafer level protective layer, selectively exposing the layer of spacer material to illumination so as to form the spacer from the layer of spacer material in a pattern defined by the selective illumination; and
then(b) assembling the wafer level protective layer and wafer level spacer with a semiconductor wafer including a plurality of chips and bonding the wafer level spacer to the semiconductor wafer; and
then(c) dicing the wafer and wafer level protective layer. - View Dependent Claims (23, 24)
-
-
25. A method of producing a crystalline substrate based device comprising:
-
providing a wafer including a semiconductor substrate and comprising a plurality of semiconductor microstructures each including at least one optoelectronic image sensor; providing a wafer-level transparent packaging layer; forming a wafer-level spacer onto said wafer-level transparent packaging layer, said packaging layer and said spacer defining a plurality of cavities extending entirely through said spacer, the step of forming the wafer-level spacer including applying a spacer material separate from the wafer-level transparent packaging layer to the wafer-level transparent packaging layer;
thensealing said wafer-level spacer to said wafer so that the cavities in the wafer-level spacer extend between the wafer and the transparent packaging layer; and subsequently dicing said semiconductor substrate, having said wafer-level spacer and said wafer-level transparent packaging layer sealed thereunto, to form individual chip scale packaged devices each including a microstructure, a chip scale portion of said transparent packaging layer, and a cavity disposed between the microstructure and the portion of the transparent packaging layer, wherein the process is performed without removing material from portions of the wafer-level transparent packaging layer overlying the image sensor prior to said dicing step. - View Dependent Claims (26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42)
-
Specification