Correlating high-speed serial interface data and FIFO status signals in programmable logic devices
First Claim
Patent Images
1. A programmable logic device comprising:
- programmable logic device core circuitry; and
high speed serial interface circuitry comprising receiver circuitry operative to receive and convert high speed serial data signals to a plurality of parallel data signals suitable for application to the programmable logic device core circuitry, and having at least one first-in first-out (FIFO) buffer operative to receive a data signal, to generate at least one status signal indicative of the amount of data in the at least one FIFO buffer, to combine the status signal with the corresponding data signal, and to send the combined status signal and data signal to at least one subsequent stage of the high speed serial interface datapath or to the programmable logic device core circuitry.
1 Assignment
0 Petitions
Accused Products
Abstract
Status signals that are generated by one or more FIFO buffers in a high-speed serial interface (“HSSI”) may be combined with transmitted data samples in order to correlate the status signals to the respective data samples. The combined data and status signals may be transmitted either to the subsequent stages of the HSSI datapath or directly to the PLD via a dedicated path with less latency. The combined data and status signals can be used to determine whether a data sample corresponds to a valid data sample or an idle sequence, thereby allowing a user to control the flow of data.
19 Citations
32 Claims
-
1. A programmable logic device comprising:
-
programmable logic device core circuitry; and high speed serial interface circuitry comprising receiver circuitry operative to receive and convert high speed serial data signals to a plurality of parallel data signals suitable for application to the programmable logic device core circuitry, and having at least one first-in first-out (FIFO) buffer operative to receive a data signal, to generate at least one status signal indicative of the amount of data in the at least one FIFO buffer, to combine the status signal with the corresponding data signal, and to send the combined status signal and data signal to at least one subsequent stage of the high speed serial interface datapath or to the programmable logic device core circuitry. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. An integrated circuit device comprising:
high speed serial interface circuitry comprising receiver circuitry operative to receive and convert high speed serial data signals to a plurality of parallel data signals suitable for application to the integrated circuit device, and having at least one first-in first-out (FIFO) buffer operative to receive a data signal, to generate at least one status signal indicative of the amount of data in the at least one FIFO buffer, to combine the status signal with the corresponding data signal, and to send the combined status signal and data signal to at least one subsequent stage of the high speed serial interface datapath.
-
19. A method for correlating high speed serial interface data signals with first-in first-out (FIFO) status signals in a programmable logic device comprising:
-
receiving a data signal; storing the data signal in at least one FIFO buffer; generating at least one status signal indicative of the amount of data in the at least one FIFO buffer; combining the status signal with the corresponding data signal; and sending the combined status signal and data signal to at least one subsequent stage of the high speed serial interface datapath or to the programmable logic device core circuitry. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30)
-
-
31. A method for processing a data sample having a high speed serial interface data signal and a corresponding status signal indicative of the amount of data in a first-in first-out (FIFO) buffer in a programmable logic device comprising:
-
receiving a data sample having a high speed serial interface data signal and a corresponding status signal; determining whether the high speed serial interface data signal corresponds to an idle character based on the status signal; processing the high speed serial interface data signal when the status signal indicates that the high speed serial interface data signal does not correspond to the idle character; and stopping the processing of the high speed serial interface data signal when the status signal indicates that the high speed serial interface data signal corresponds to the idle character. - View Dependent Claims (32)
-
Specification