Dynamic command and/or address mirroring system and method for memory modules
First Claim
1. A method of accessing a plurality of memory devices in which a plurality of terminals of a first of the memory devices are interconnected with a corresponding plurality of terminals of a second of the memory devices in a manner that causes the first and second memory devices to function differently responsive to respective address or control signals applied to the interconnected terminals, the method comprising:
- providing a substrate with first and second surfaces, the substrate having the first of the memory devices mounted on the first surface and the second of the memory devices mounted on the second surface;
if the first memory device is being accessed, applying control or address signals to the interconnected terminals according to a first set of terminal assignments; and
if the second memory device is being accessed, applying control or address signals to the interconnected terminals according to a second set of terminal assignments that is at least in part different from the first set of terminal assignments.
2 Assignments
0 Petitions
Accused Products
Abstract
A memory module includes a memory hub that couples signals to memory devices mounted on opposite first and second surfaces of a memory module substrate. The memory devices are mounted in mirrored configuration with mirrored terminals of memory devices on opposite surfaces being interconnected. A memory hub mounted on each module alters the configuration of address and/or command signals coupled to the memory devices depending upon whether the memory devices on the first surface of the substrate or the memory devices on the second surface of the substrate are being accessed. Alternatively, the configuration of the address and/or command signals coupled to mirrored memory devices may be altered by a register mounted on the substrate that is coupled to the memory devices or by a memory controller coupled directly to memory devices on one or more memory modules.
-
Citations
40 Claims
-
1. A method of accessing a plurality of memory devices in which a plurality of terminals of a first of the memory devices are interconnected with a corresponding plurality of terminals of a second of the memory devices in a manner that causes the first and second memory devices to function differently responsive to respective address or control signals applied to the interconnected terminals, the method comprising:
-
providing a substrate with first and second surfaces, the substrate having the first of the memory devices mounted on the first surface and the second of the memory devices mounted on the second surface; if the first memory device is being accessed, applying control or address signals to the interconnected terminals according to a first set of terminal assignments; and if the second memory device is being accessed, applying control or address signals to the interconnected terminals according to a second set of terminal assignments that is at least in part different from the first set of terminal assignments. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method of applying address and control signals to a plurality of identical memory devices in which a plurality of terminals of a first of the memory devices are interconnected with a corresponding plurality of terminals of a second of the memory devices in mirrored configuration, the first and second memory devices functioning differently responsive to respective address or control signals applied to the interconnected terminals, the method comprising:
-
applying a set of control signals or a set of address signals to the interconnected terminals in a first arrangement if the first memory device is being accessed; and applying a set of control signals or a set of address signals to the interconnected terminals in a second arrangement if the second memory device is being accessed, the second arrangement being different from the first arrangement. - View Dependent Claims (7, 8, 9, 10, 11)
-
-
12. A method of applying address or control signals to a plurality of identical memory devices mounted on first and second surfaces of memory module substrate in a mirrored configuration so that a plurality of terminals of each of the memory devices mounted on the first surface are interconnected to respective, correspondingly positioned terminals of a respective one of the memory devices mounted on the second surface, such that the first and second memory devices function differently responsive to respective address or control signals applied to the interconnected terminals the method comprising:
-
coupling address or control signals to the interconnected terminals for a plurality of the memory devices in a first configuration if the memory devices mounted on the first surface of the substrate are being accessed; and coupling address or control signals to the interconnected terminals for a plurality of the memory devices in a second configuration that is different from the first configuration if the memory devices mounted on the second surface of the substrate are being accessed. - View Dependent Claims (13, 14, 15, 16, 17, 18)
-
-
19. A memory module, comprising:
-
an insulative substrate; a plurality of identical memory devices mounted on first and second opposed surfaces of the insulative substrate, the memory devices being mounted on the substrate in a mirrored configuration so that a plurality of terminals of each of the memory devices mounted on the first surface are interconnected to respective, correspondingly positioned terminals of a respective one of the memory devices mounted on the second surface, the first and second memory devices functioning differently responsive to respective address or control signals applied to the interconnected terminals; and a memory access device mounted on the substrate, the memory access device having a plurality of terminals that are coupled through the substrate conductors to respective ones of the interconnected terminals, the memory access device being operable to receive a memory request and, in response, to couple address and control signals to the interconnected terminals for a plurality of the memory devices, the address or control signals being coupled to the interconnected terminals in a first configuration if the memory devices mounted on the first surface of the substrate are being accessed, and the address or control signals being coupled to the interconnected terminals in a second configuration that is different from the first configuration if the memory devices mounted on the second surface of the substrate are being accessed. - View Dependent Claims (20, 21, 22, 23, 24, 25)
-
-
26. A processor-based system, comprising:
-
a processor having a processor bus; a system controller coupled to the processor bus, the system controller having a peripheral device port, the system controller further comprising a controller coupled to a system memory port; at least one input device coupled to the peripheral device port of the system controller; at least one output device coupled to the peripheral device port of the system controller; at least one data storage device coupled to the peripheral device port of the system controller; and a memory module coupled to the system memory port of the system controller, the memory module comprising; an insulative substrate; a plurality of identical memory devices mounted on first and second opposed surfaces of the insulative substrate, the memory devices being mounted on the substrate in a mirrored configuration so that a plurality of terminals of each of the memory devices mounted on the first surface are interconnected to respective, correspondingly positioned terminals of a respective one of the memory devices mounted on the second surface, the first and second memory devices functioning differently responsive to respective address or control signals applied to the interconnected terminals; and a memory access device mounted on the substrate, the memory access device having a plurality of terminals that are coupled through the substrate conductors to respective ones of the interconnected terminals, the memory access device being coupled to the controller to receive a memory request from the controller and, in response, to couple address and control signals to the interconnected terminals for a plurality of the memory devices, the address or control signals being coupled to the interconnected terminals in a first configuration if the memory devices mounted on the first surface of the substrate are being accessed, and the address or control signals being coupled to the interconnected terminals in a second configuration that is different from the first configuration if the memory devices mounted on the second surface of the substrate are being accessed. - View Dependent Claims (27, 28, 29, 30, 31, 32)
-
-
33. A processor-based system, comprising:
-
a processor having a processor bus; a system controller coupled to the processor bus, the system controller having a peripheral device port and a system memory port; at least one input device coupled to the peripheral device port of the system controller; at least one output device coupled to the peripheral device port of the system controller; at least one data storage device coupled to the peripheral device port of the system controller; at least one memory module coupled to the system memory port of the system controller, the memory module comprising; an insulative substrate; and a plurality of identical memory devices mounted on first and second opposed surfaces of the insulative substrate, the memory devices being mounted on the substrate in a mirrored configuration so that a plurality of terminals of each of the memory devices mounted on the first surface are interconnected to respective, correspondingly positioned terminals of a respective one of the memory devices mounted on the second surface, the memory devices on each surface of the substrate functioning differently responsive to respective address or control signals applied to the interconnected terminals, the interconnected terminals of the at least one memory module being coupled to the to the system memory port of the system controller; and a memory controller coupled to the system memory port of the system controller, the memory controller being operable to couple address and control signals to the interconnected terminals of the at least one memory module in a first configuration if the memory devices mounted on the first surface of the substrate of the at least one memory module are being accessed, and the address or control signals being coupled to the interconnected terminals of the at least one memory module in a second configuration that is different from the first configuration if the memory devices mounted on the second surface of the substrate of the at least one memory module are being accessed. - View Dependent Claims (34, 35, 36)
-
- 37. A memory hub having an input port and a plurality of output terminals, the memory hub being responsive to a memory request received at the input port to couple address and control signals to the output terminals, the address or control signals being coupled to the output terminals in a first configuration if the memory request is directed to a first memory device located on a first surface of a substrate, the address or control signals being coupled to the output terminals in a second configuration if the memory request is directed to a second memory device located on a second surface of the substrate, the second configuration being different from the first configuration.
Specification