Method and system for encapsulation of multiple levels of communication protocol functionality within line codes

• US 7,187,307 B1
• Filed: 06/12/2003
• Issued: 03/06/2007
• Est. Priority Date: 06/12/2003
• Status: Active Grant

• Current Assignee: Universal Connectivity Technologies Inc. (Wi-LAN Inc.)
• Original Assignee: Silicon Image, Inc. (Lattice Semiconductor Corporation)
• Inventors: Hanko, James G., Schmidt, Brian K., Northcutt, J. Duane, Ruberg, Alan T.
• Primary Examiner(s): YOUNG, BRIAN K
• Application Number:
  US10/459,989
• Time in Patent Office: 1,363 Days
• Field of Search: 341/50, 341/67, 341/65, 341/101, 341/59, 341/106, 341/51, 370/389, 370/392
• US Class Current: 341/50
• CPC Class Codes: H04L 1/00 Arrangements for detecting or preventing errors in the information received correcting synchronisation H04L7/00
• CPC Class Codes: H04L 1/0041 Arrangements at the transmitter end
• CPC Class Codes: H04L 1/0061 Error detection codes
• CPC Class Codes: H04L 1/08 by repeating transmission, e.g. Verdan system H04L1/1858 and H04L1/189 take precedence
• CPC Class Codes: H04L 1/1806 Go-back-N protocols
• CPC Class Codes: H04L 25/4908 using mBnB codes

Abstract

A communication system including two endpoints (transceivers or a transmitter and receiver) and a serial link between them. At least one endpoint is configured to generate encoded data in accordance with a line code and to transmit the encoded data over the link. The line code specifies a block code for encoding cells of application data and control bits, and typically also special characters that do not match bit sequences of encoded cells. Other aspects of the invention are methods for generating (and endpoint devices configured to generate and transmit, or receive and process) such encoded data, and methods for performing functions of multiple layers of a communication protocol in response to such encoded data. In accordance with the invention, multiple levels of communication protocol functionality can be efficiently incorporated within a line code.

Claims

1. A communication system, including:

a first endpoint;

a second endpoint, including physical and link layer circuitry and higher level circuitry coupled to the physical and link layer circuitry; and

a serial link between the first endpoint and the second endpoint, wherein the first endpoint is configured to generate encoded data in accordance with a line code, and to transmit the encoded data over the link to the second endpoint, and

wherein the physical and link layer circuitry of the second endpoint is coupled to the link and configured to decode the encoded data to recover application data and control bits, to perform at least one link level function in response to at least one of the control bits, and to assert at least one control signal indicative of at least another one of the control bits to the higher level circuitry, and wherein the higher level circuitry is configured to perform at least one higher level function in response to the at least one control signal.

2. The system of claim 1, wherein the line code specifies a block code and special characters, the first endpoint is configured to encode M-bit input words in accordance with the block code to generate a code word sequence of N-bit code words, where N>

M, the code word sequence is indicative of at least one cell of the input words, and the encoded data are a sequence of at least one of the special characters and the code words of the code word sequence.

3. The system of claim 2, wherein the physical and link layer circuitry is configured to distinguish each of the special characters of the encoded data from each bit sequence of the code word sequence.

4. The system of claim 2, wherein said at least one of the special characters is a link training character, and the physical and link layer circuitry is configured to perform physical level framing and link level framing in response to the link training character.

5. The system of claim 2, wherein said at least one of the special characters is a state exchange character.

6. The system of claim 2, wherein said at least one of the special characters is an idle character.

7. The system of claim 6, wherein the physical and link layer circuitry is configured to perform simplex link flow control by inserting idle characters between subsequences of the code word sequence, where each of the subsequences is indicative of a different cell of the input words.

8. The system of claim 2, wherein said at least one of the special characters is a flow control character.

9. The system of claim 2, wherein the input words of each said cell are indicative of application data and control bits, and the control bits have multiple levels of communication protocol functionality.

10. The system of claim 9, wherein each of the input words is indicative of at least some of the application data and at least one of the control bits.

11. The system of claim 9, wherein each said cell has a predetermined structure such that position of each bit within the cell determines whether the bit is an application data bit or a control bit, and position of each control bit within the cell determines a function of said control bit.

12. The system of claim 9, wherein each said cell includes at least one block of the application data, and the control bits of each said cell include at least one of a priority-level-indicating bit, and a virtual-channel-identifying bit, for each said block of application data.

13. The system of claim 9, wherein each said cell includes a base portion, the control bits of the cell include an extension-indicating bit in the base portion, the extension-indicating bit has a value indicative of whether the cell also includes an extension, and the physical and link layer circuitry is configured to assert to the higher level circuitry an extension-indicating control signal indicative of the value of the extension-indicating bit.

14. The system of claim 13, wherein at least one said cell also includes an address extension, the value of the extension-indicating bit in said cell indicates that said cell includes the address extension, and the higher level circuitry includes network layer circuitry configured to perform at least one network level function in response to the extension-indicating control signal.

15. The system of claim 9, wherein each of the first endpoint and the second endpoint is a transceiver, the second endpoint is configured to generate additional encoded data in accordance with the line code including by encoding M-bit input words in accordance with the block code to generate a code word sequence of N-bit code words, the code word sequence is indicative of at least one cell of the input words, and the input words of each said cell are indicative of application data and control bits, and wherein the second endpoint is configured to transmit the additional encoded data over the link to the first endpoint, and

wherein the first endpoint includes physical and link layer circuitry and higher level circuitry coupled to the physical and link layer circuitry, the physical and link layer circuitry of the first endpoint is coupled to the link and configured to decode the additional encoded data transmitted by the second endpoint to recover application data and control bits therefrom, to perform at least one link level function in response to at least one of the control bits, and to assert at least one control signal indicative of at least another one of the control bits to the higher level circuitry of the first endpoint, and the higher level circuitry of the first endpoint is configured to perform at least one higher level function in response to the at least one control signal.

16. The system of claim 15, wherein the control bits of each said cell include an end-to-end flow control bit, the physical and link layer circuitry of the first endpoint is configured to assert, to the higher level circuitry of the first endpoint, at least one flow control signal indicative of at least one said end-to-end flow control bit recovered by the physical and link layer circuitry of the first endpoint, and the higher level circuitry of the first endpoint includes application layer circuitry configured to perform at least one flow control operation in response to the at least one flow control signal.

17. The system of claim 15, wherein the additional encoded data are a sequence of the code words of the code word sequence and at least one of the special characters specified by the line code, the special characters include at least one link training character, and the physical and link layer circuitry of the first endpoint and the physical and link layer circuitry of the second endpoint are configured to perform physical level and link level framing during a training phase in response to at least one said link training character in the encoded data and at least one said link training character in the additional encoded data.

18. The system of claim 17, wherein the link has at least a first channel and a second channel, the physical and link layer circuitry of the first endpoint is coupled and configured to transmit the encoded data over the first channel to the physical and link layer circuitry of the second endpoint, the physical and link layer circuitry of the second endpoint is coupled and configured to transmit the additional encoded data over the second channel to the physical and link layer circuitry of the first endpoint, the special characters include at least one state exchange character indicative of a received cell sequence number,

the physical and link layer circuitry of the first endpoint is configured to resume transmission of the encoded data over the first channel after the training phase by transmitting a sequence of the code words indicative of a cell whose sequence number is determined by the received cell sequence number indicated by at least one said state exchange character received from the second endpoint during the training phase, and

the physical and link layer circuitry of the second endpoint is configured to resume transmission of the additional encoded data over the second channel after the training phase by transmitting a sequence of the code words indicative of a cell whose sequence number is determined by the received cell sequence number indicated by at least one said state exchange character received from the first endpoint during the training phase.

19. The system of claim 15, wherein the link has at least a first channel and a second channel, the physical and link layer circuitry of the first endpoint is coupled and configured to transmit the encoded data over the first channel to the physical and link layer circuitry of the second endpoint, and the physical and link layer circuitry of the second endpoint is coupled and configured to transmit the additional encoded data over the second channel to the physical and link layer circuitry of the first endpoint, and the special characters include an idle character, and

wherein the physical and link layer circuitry of the first endpoint and the physical and link layer circuitry of the second endpoint are configured to perform duplex link flow control in which the physical and link layer circuitry of the first endpoint inserts idle characters between subsequences of the code word sequence of the encoded data and the physical and link layer circuitry of the second endpoint inserts idle characters between subsequences of the code word sequence of the additional encoded data, where each of the subsequences is indicative of a different cell of the input words.

20. The system of claim 15, wherein the link has at least a first channel and a second channel, the physical and link layer circuitry of the first endpoint is coupled and configured to transmit the encoded data over the first channel to the physical and link layer circuitry of the second endpoint, and the physical and link layer circuitry of the second endpoint is coupled and configured to transmit the additional encoded data over the second channel to the physical and link layer circuitry of the first endpoint,

wherein at least one of the control bits is a data-validity indicating bit, each said cell is indicative of at least one said data-validity indicating bit, and

the physical and link layer circuitry of the first endpoint is configured to cause each cell of the encoded data to include at least one said data-validity indicating bit indicating that the cell includes no valid application data and the physical and link layer circuitry of the second endpoint is configured to cause each cell of the additional encoded data to include at least one said data-indicating bit indicating that the cell includes no valid application data, at times sufficient to accomplish duplex link flow control.

21. The system of claim 9, wherein the control bits of each said cell include error control bits, and the physical and link layer circuitry of the second endpoint is configured to perform at least one of error detection and error correction, on the application data and at least some of the control bits recovered from the encoded data, using the error control bits.

22. The system of claim 2, wherein N=M+1.

23. A communication system, including:

a first endpoint;

a second endpoint; and

a serial link between the first endpoint and the second endpoint, wherein the first endpoint is configured to encode M-bit input words in accordance with a block code to generate a code word sequence of N-bit code words, where N>

M, the code word sequence is indicative of at least one cell of the input words, the input words of each said cell are indicative of application data and control bits, the control bits have multiple levels of communication protocol functionality, and the first endpoint is configured to transmit encoded data including the code words of the code word sequence over the link to the second endpoint.

24. The system of claim 23, wherein each of the input words is indicative of at least some of the application data and at least one of the control bits.

25. The system of claim 23, wherein the block code is specified by a line code that also specifies special characters, the encoded data are a sequence of at least one of the special characters and the code words of the code word sequence, and none of the special characters of the encoded data matches a bit sequence of the code word sequence.

26. The system of claim 25, wherein said at least one of the special characters is a link training character.

27. The system of claim 25, wherein said at least one of the special characters is a state exchange character.

28. The system of claim 25, wherein said at least one of the special characters is an idle character.

29. The system of claim 25, wherein said at least one of the special characters is a flow control character.

30. The system of claim 25, wherein the link has at least a first channel and a second channel, the first endpoint includes physical and link layer circuitry coupled and configured to transmit the encoded data over the first channel to the second endpoint, the second endpoint includes physical and link layer circuitry coupled and configured to transmit additional encoded data over the second channel to the physical and link layer circuitry of the first endpoint, the additional encoded data include N-bit code words of a second code word sequence, and at least one of the special characters is an idle character, and

the physical and link layer circuitry of the first endpoint and the physical and link layer circuitry of the second endpoint are configured to perform duplex link flow control in which the physical and link layer circuitry of the first endpoint inserts idle characters between code words of the encoded data and the physical and link layer circuitry of the second endpoint inserts idle characters between code words of the additional encoded data.

31. The system of claim 23, wherein each of the first endpoint and the second endpoint is a transceiver, and the second endpoint is configured to generate additional encoded data in response to input words in accordance with the line code and to transmit the encoded data over the link to the first endpoint.

32. The system of claim 23, wherein the cell has a predetermined structure such that the position of a bit within the cell determines whether the bit is an application data bit or a control bit, and the position of each control bit within the cell determines a function of said control bit.

33. The system of claim 23, wherein N=M+1.

34. The system of claim 23, wherein each said cell includes at least one block of the application data, and the control bits of each said cell include at least one of a priority-level-indicating bit, and a virtual-channel-identifying bit, for each said block of application data.

35. The system of claim 23, wherein each said cell includes a base portion, the control bits of the cell include an extension-indicating bit in the base portion, the extension-indicating bit has a value indicative of whether the cell also includes an extension, the second endpoint includes physical and link layer circuitry coupled to the link and higher level circuitry coupled to the physical and link layer circuitry, and the physical and link layer circuitry is configured to identify each extension-indicating bit indicated by the encoded data and assert to the higher level circuitry an extension-indicating control signal indicative of the value of each said extension-indicating bit.

36. The system of claim 23, wherein at least one said cell also includes an address extension, the value of the extension-indicating bit in said cell indicates that said cell includes the address extension, and the higher level circuitry of the second endpoint includes network layer circuitry configured to perform at least one network level function in response to the extension-indicating control signal.

37. The system of claim 23, wherein each of the first endpoint and the second endpoint is a transceiver, the second endpoint is configured to generate additional encoded data in accordance with the line code including by encoding M-bit input words in accordance with the block code to generate a code word sequence of N-bit code words, the code word sequence is indicative of at least one cell of the input words, and the input words of each said cell are indicative of application data and control bits, and wherein the second endpoint is configured to transmit the additional encoded data over the link to the first endpoint, and

wherein the first endpoint includes physical and link layer circuitry and higher level circuitry coupled to the physical and link layer circuitry, the physical and link layer circuitry of the first endpoint is coupled to the link and configured to decode the additional encoded data transmitted by the second endpoint to recover application data and control bits therefrom, to perform at least one link level function in response to at least one of the control bits, and to assert at least one control signal indicative of at least another one of the control bits to the higher level circuitry of the first endpoint, and the higher level circuitry of the first endpoint is configured to perform at least one higher level function in response to the at least one control signal.

38. The system of claim 37, wherein the control bits of each said cell include an end-to-end flow control bit, the physical and link layer circuitry of the first endpoint is configured to assert, to the higher level circuitry of the first endpoint, at least one flow control signal indicative of at least one said end-to-end flow control bit recovered by the physical and link layer circuitry of the first endpoint, and the higher level circuitry of the first endpoint includes application layer circuitry configured to perform at least one flow control operation in response to the at least one flow control signal.

39. The system of claim 23, wherein the link has at least a first channel and a second channel, the first endpoint includes physical and link layer circuitry coupled and configured to transmit the encoded data over the first channel, the second endpoint includes physical and link layer circuitry coupled and configured to transmit additional encoded data over the second channel to the physical and link layer circuitry of the first endpoint, the additional encoded data include N-bit code words of a second code word sequence, the second code word sequence is indicative of at least one cell of M-bit input words, at least one of the control bits is a data-validity indicating bit, each said cell is indicative of at least one said data-validity indicating bit, and

the physical and link layer circuitry of the first endpoint is configured to cause each cell of the encoded data to include at least one said data-validity indicating bit indicating that the cell includes no valid application data and the physical and link layer circuitry of the second endpoint is configured to cause each cell of the additional encoded data to include at least one said data-validity indicating bit indicating that the cell includes no valid application data, at times sufficient to accomplish duplex link flow control.

40. The system of claim 23, wherein the control bits of each said cell include error control bits, the second endpoint includes physical and link layer circuitry coupled to the link and higher level circuitry coupled to the physical and link layer circuitry, and the physical and link layer circuitry is configured is configured to perform at least one of error detection and error correction, on the application data and at least some of the control bits recovered from the encoded data, using the error control bits.

41. A communication system, including:

a first endpoint;

a second endpoint; and

a serial link between the first endpoint and the second endpoint, wherein the first endpoint is configured to generate encoded data, including by encoding M-bit input words in accordance with a block code to generate a code word sequence of N-bit code words, wherein N>

M, the input words are indicative of application data and control bits, the code word sequence is indicative of at least one cell of the input words, the cell includes at least one block of the application data and at least one of the control bits, the block code is specified by a line code that also specifies special characters, the encoded data are a sequence of at least one of the special characters and the code words of the code word sequence, and the first endpoint is configured to transmit the encoded data over the link to the second endpoint, wherein the control bits indicated by the encoded data, with said at least one of the special characters of the encoded data, have multiple levels of communication protocol functionality.

42. The system of claim 41, wherein none of the special characters of the encoded data matches a bit sequence of the code word sequence.

43. The system of claim 41, wherein said at least one of the special characters is a link training character.

44. The system of claim 41, wherein said at least one of the special characters is a state exchange character.

45. The system of claim 41, wherein said at least one of the special characters is an idle character.

46. The system of claim 41, wherein said at least one of the special characters is a flow control character.

47. The system of claim 41, wherein each of the first endpoint and the second endpoint is a transceiver, and the second endpoint is configured to generate additional encoded data in response to input words in accordance with the line code and to transmit the additional encoded data over the link to the first endpoint.

48. The system of claim 41, wherein each said cell has a predetermined structure such that the position of a bit within the cell determines whether the bit is an application data bit or a control bit, and the position of each control bit within the cell determines a function of said control bit.

49. The system of claim 41, wherein N=M+1.

50. The system of claim 41, wherein each said cell includes at least one block of the application data, and the control bits of each said cell include at least one of a priority-level-indicating bit, and a virtual-channel-identifying bit, for each said block of application data.

51. The system of claim 41, wherein each of the first endpoint and the second endpoint is a transceiver, the second endpoint is configured to generate additional encoded data in accordance with the line code including by encoding M-bit input words in accordance with the block code to generate a code word sequence of N-bit code words, the input words are indicative of application data and control bits, the code word sequence is indicative of at least one cell of the input words, each said cell includes at least one block of the application data and at least one of the control bits, the additional encoded data are a sequence of the code words of the code word sequence and at least one of the special characters, the second endpoint is configured to transmit the additional encoded data over the link to the first endpoint,

the first endpoint includes physical and link layer circuitry and higher level circuitry coupled to the physical and link layer circuitry, and the physical and link layer circuitry of the first endpoint is coupled to the link and configured to decode the additional encoded data transmitted by the second endpoint to recover application data and control bits therefrom, and

the second endpoint includes physical and link layer circuitry and higher level circuitry coupled to the physical and link layer circuitry, and the physical and link layer circuitry of the second endpoint is coupled to the link and configured to decode the encoded data transmitted by the first endpoint to recover application data and control bits therefrom,

wherein the special characters include at least one link training character, and the physical and link layer circuitry of the first endpoint and the physical and link layer circuitry of the second endpoint are configured to perform physical level and link level framing during a training phase in response to at least one said link training character in the encoded data and at least one said link training character in the additional encoded data.

52. The system of claim 51, wherein the link has at least a first channel and a second channel, the physical and link layer circuitry of the first endpoint is coupled and configured to transmit the encoded data over the first channel to the physical and link layer circuitry of the second endpoint, the physical and link layer circuitry of the second endpoint is coupled and configured to transmit the additional encoded data over the second channel to the physical and link layer circuitry of the first endpoint, the special characters include at least one state exchange character indicative of a received cell sequence number,

the physical and link layer circuitry of the first endpoint is configured to resume transmission of the encoded data over the first channel after the training phase by transmitting a sequence of the code words indicative of a cell whose sequence number is determined by the received cell sequence number indicated by at least one said state exchange character received from the second endpoint during the training phase, and

the physical and link layer circuitry of the second endpoint is configured to resume transmission of the additional encoded data over the second channel after the training phase by transmitting a sequence of the code words indicative of a cell whose sequence number is determined by the received cell sequence number indicated by at least one said state exchange character received from the first endpoint during the training phase.

53. A receiver for receiving encoded data that have propagated over a serial link, the encoded data having been generated in accordance with a line code, said receiver including:

physical and link layer circuitry, coupled and configured to receive and decode the encoded data to recover application data and control bits, to perform at least one link level function in response to at least one of the control bits; and

higher level circuitry coupled to the physical and link layer circuitry, wherein the physical and link layer circuitry is coupled and configured to assert at least one control signal indicative of at least another one of the control bits to the higher level circuitry, and the higher level circuitry is configured to perform at least one higher level function in response to the at least one control signal.

54. The receiver of claim 53, wherein the line code specifies a block code and special characters, the encoded data are a sequence of at least one of the special characters and N-bit code words of a code word sequence, where each of the code words has been generated by encoding an M-bit input word in accordance with the block code, wherein N>

M, the code word sequence is indicative of at least one cell of the input words, and the physical and link layer circuitry is configured to distinguish each of the special characters of the encoded data from each bit sequence of the code word sequence.

55. The receiver of claim 54, wherein each said cell includes a base portion, the control bits of the cell include an extension-indicating bit in the base portion, the extension-indicating bit has a value indicative of whether the cell also includes an extension, and the physical and link layer circuitry is configured to assert to the higher level circuitry an extension-indicating control signal indicative of the value of the extension-indicating bit.

56. The receiver of claim 55, wherein at least one said cell also includes an address extension, the value of the extension-indicating bit in said cell indicates that said cell includes the address extension, and the higher level circuitry includes network layer circuitry configured to perform at least one network level function in response to the extension-indicating control signal.

57. The receiver of claim 54, wherein the control bits of each said cell include an end-to-end flow control bit, the physical and link layer circuitry is configured to assert to the higher level circuitry at least one flow control signal indicative of at least one said end-to-end flow control bit recovered by the physical and link layer circuitry, and the higher level circuitry includes application layer circuitry configured to perform at least one flow control operation in response to the at least one flow control signal.

58. The receiver of claim 54, wherein the special characters include at least one link training character, and the physical and link layer circuitry is configured to perform physical level and link level framing during a training phase in response to at least one said link training character in the encoded data.

59. The receiver of claim 54, wherein the control bits of each said cell include error control bits, and the physical and link layer circuitry is configured to perform at least one of error detection and error correction, on the application data and at least some of the control bits recovered from the encoded data, using the error control bits.

60. The receiver of claim 54, wherein the special characters include at least one flow control character.

61. The receiver of claim 53, wherein the receiver is a transceiver, the transceiver is configured to generate additional encoded data in accordance with the line code including by encoding M-bit input words in accordance with a block code to generate a code word sequence of N-bit code words, where N>

M, the code word sequence is indicative of at least one cell of the input words, the input words are indicative of application data and control bits, each said cell includes at least one block of the application data and at least one of the control bits, and the transceiver is configured to transmit the additional encoded data over the link,

wherein the line code also specifies special characters, the additional encoded data are a sequence of at least one of the special characters and the code words of the code word sequence.

62. The receiver of claim 61, wherein said at least one of the special characters is an idle character, and the physical and link layer circuitry is configured to perform link flow control by inserting idle characters between subsequences of the code word sequence of the additional encoded data, where each of the subsequences is indicative of a different cell of the input words.

63. The receiver of claim 61, wherein each cell of the code word sequence of the additional encoded data has a predetermined structure such that position of each bit within the cell determines whether the bit is an application data bit or a control bit, and position of each control bit within the cell determines a function of said control bit.

64. The receiver of claim 61, wherein each cell of the code word sequence of the additional encoded data includes at least one block of the application data, and the control bits of each said cell include at least one of a priority-level-indicating bit, and a virtual-channel-identifying bit, for each said block of application data.

65. The receiver of claim 61, wherein the special characters include at least one link training character, the physical and link layer circuitry is configured to cease transmission of the additional encoded data and enter a training phase in response to at least one said link training character in the encoded data, and the physical and link layer circuitry is configured to perform physical level and link level framing during the training phase.

66. The receiver of claim 65, wherein the special characters include at least one state exchange character indicative of a received cell sequence number, and the physical and link layer circuitry is configured to resume transmission of the additional encoded data over the first channel after the training phase by transmitting a sequence of the code words indicative of a cell whose sequence number is determined by the received cell sequence number indicated by at least one said state exchange character received over the link during the training phase.

67. The receiver of claim 65, wherein the physical and link layer circuitry is configured to resume transmission of the additional encoded data over the first channel after the training phase by transmitting a sequence of the code words indicative of a cell whose sequence number is determined by a cell sequence number indicated by data received over the link during the training phase.

68. A transmitter including physical and link layer circuitry, wherein the physical and link layer circuitry include:

packetizing circuitry configured to generate M-bit input words, wherein the input words are indicative of application data and control bits; and

encoding and transmission circuitry coupled to the packetizing circuitry and configured to encode the input words in accordance with a block code to generate a code word sequence of N-bit code words, where N>

M, the code word sequence is indicative of at least one cell of the input words, the cell includes at least two of the control bits, and said at least two of the control bits have multiple levels of communication protocol functionality, wherein the encoding and transmission circuitry is configured to be coupled to a serial link and to transmit encoded data over the serial link, said encoded data including the code words of the code word sequence.

69. The transmitter of claim 68, wherein each of the input words is indicative of at least some of the application data and at least one of the control bits.

70. The transmitter of claim 68, wherein the block code is specified by a line code, the line code also specifies special characters, and the encoding and transmission circuitry is configured to generate the encoded data such that said encoded data are a sequence of at least one of the special characters and the code words of the code word sequence.

71. The transmitter of claim 70, wherein none of the special characters of the encoded data matches a bit sequence of the code word sequence.

72. The transmitter of claim 70, wherein said at least one of the special characters is a link training character.

73. The transmitter of claim 70, wherein said at least one of the special characters is a state exchange character.

74. The transmitter of claim 70, wherein said at least one of the special characters is an idle character.

75. The transmitter of claim 70, wherein said at least one of the special characters is a flow control character.

76. The transmitter of claim 68, wherein the cell has a predetermined structure such that the position of a bit within the cell determines whether the bit is an application data bit or a control bit, and the position of each control bit within the cell determines a function of said control bit.

77. The transmitter of claim 68, wherein N=M+1.

78. The transmitter of claim 68, wherein at least one of the control bits of each said cell includes at least one block of the application data, and the control bits of each said cell include at least one of a priority-level-indicating bit, and a virtual-channel-identifying bit, for each said block of application data.

79. The transmitter of claim 68, wherein each said cell includes a base portion, the control bits of the cell include an extension-indicating bit in the base portion, the extension-indicating bit has a value indicative of whether the cell also includes an extension.

80. The transmitter of claim 79, wherein at least one said cell also includes an address extension, and the value of the extension-indicating bit in said cell indicates that said cell includes the address extension.

81. The transmitter of claim 68, wherein the control bits of each said cell include an end-to-end flow control bit.

82. The transmitter of claim 68, wherein the control bits of each said cell include error control bits.

83. The transmitter of claim 68, wherein the transmitter is a transceiver and the transmitter also includes:

higher level circuitry coupled to the physical and link layer circuitry, and wherein the physical and link layer circuitry also includes;

receiving and decoding circuitry configured to be coupled to the serial link and configured to receive and decode additional encoded data that have been generated in accordance with the line code and propagated over the serial link, thereby recovering application data and control bits from the additional encoded data, wherein the receiving and decoding circuitry is coupled and configured to perform at least one link level function in response to at least one of the control bits recovered from the additional encoded data, and to assert at least one control signal indicative of at least another one of the control bits recovered from the additional encoded data to the higher level circuitry, wherein the higher level circuitry is configured to perform at least one higher level function in response to the at least one control signal.

84. A method of encoding data, including the steps of:

generating M-bit input words, wherein the input words are indicative of application data and control bits; and

encoding the input words in accordance with a block code to generate a code word sequence of N-bit code words, wherein N>

M, the code word sequence is indicative of at least one cell of the input words, the cell includes at least some of the application data and at least two of the control bits, and said at least two of the control bits have multiple levels of communication protocol functionality.

85. The method of claim 84, wherein the block code is specified by a line code, the line code also specifies special characters, said method also including the step of:

generating encoded data such that the encoded data are a sequence of at least one of the special characters and the code words of the code word sequence.

86. The method of claim 85, wherein none of the special characters of the encoded data matches a bit sequence of the code word sequence.

87. The method of claim 85, wherein said at least one of the special characters is a link training character.

88. The method of claim 85, wherein said at least one of the special characters is a state exchange character.

89. The method of claim 85, wherein said at least one of the special characters is an idle character.

90. The method of claim 84, also including the step of transmitting the encoded data over a serial link.

91. The method of claim 84, wherein the cell has a predetermined structure such that the position of a bit within the cell determines whether the bit is an application data bit or a control bit, and the position of each control bit within the cell determines a function of said control bit.

92. The method of claim 84, wherein N=M+1.

93. The method of claim 84, wherein each said cell includes at least one block of the application data, and the control bits of each said cell include at least one of a priority-level-indicating bit, and a virtual-channel-identifying bit, for each said block of application data.

94. The method of claim 84, wherein each said cell includes a base portion, the control bits of the cell include an extension-indicating bit in the base portion, the extension-indicating bit has a value indicative of whether the cell also includes an extension.

95. The method of claim 84, wherein at least one said cell also includes an address extension, and the value of the extension-indicating bit in said cell indicates that said cell includes the address extension.

96. The method of claim 84, wherein the control bits of each said cell include an end-to-end flow control bit.

97. The method of claim 84, wherein the control bits of each said cell include error control bits.

98. The method of claim 84, wherein the code words of each said cell belong to a virtual control channel, each said cell includes at least one block of the application data, and each said block belongs to different virtual data channel.

99. The method of claim 84, wherein the levels of communication protocol functionality include at least one level of communication protocol functionality higher than link level functionality.

100. A method for encoding data, including the steps of:

generating M-bit input words, wherein the input words are indicative of application data and control bits; and

encoding the input words in accordance with a block code to generate a code word sequence of N-bit code words, wherein N>

M, the code word sequence is indicative of at least one cell of the input words, the cell includes at least some of the application data and at least one of the control bits, and the block code is specified by a line code that also specifies special characters; and

generating encoded data, such that the encoded data are a sequence of at least one of the special characters and the code words of the code word sequence, wherein the control bits indicated by the encoded data, with said at least one of the special characters of the encoded data, have multiple levels of communication protocol functionality.

101. The method of claim 100, wherein said at least one of the special characters is a link training character.

102. The method of claim 100, wherein said at least one of the special characters is a state exchange character.

103. The method of claim 100, wherein said at least one of the special characters is an idle character.

104. The method of claim 100, wherein said at least one of the special characters is a flow control character.

105. The method of claim 100, wherein the cell has a predetermined structure such that the position of a bit within the cell determines whether the bit is an application data bit or a control bit, and the position of each control bit within the cell determines a function of said control bit.

106. The method of claim 100, wherein N=M+1.

107. The method of claim 100, wherein each said cell includes at least one block of the application data, and the control bits of each said cell include at least one of a priority-level-indicating bit, and a virtual-channel-identifying bit, for each said block of application data.

108. The method of claim 100, wherein the control bits of each said cell include an end-to-end flow control bit.

109. The method of claim 100, wherein the levels of communication protocol functionality include at least one level of communication protocol functionality higher than link level functionality.