Hybrid mapping implementation within a non-volatile memory system
First Claim
1. A method for mapping a plurality of logical blocks to a physical block, each logical block including a plurality of logical pages arranged in groups, the plurality of logical blocks and the physical block being associated with a non-volatile memory system, the method comprising:
- identifying a first logical block of the plurality of logical blocks that meets at least one criterion, the at least one criterion comprising contents of the first logical block being associated with a number of groups of logical pages fewer than a first limit;
identifying a second logical block of the plurality of logical blocks that is substantially complementary to the first logical block; and
providing contents associated with the identified first logical block and contents associated with the identified second logical block to the physical block.
3 Assignments
0 Petitions
Accused Products
Abstract
Methods and apparatus for allow different mapping implementations, including a many-to-one logical to physical block mapping, to be used within a memory system are disclosed. According to one aspect of the present invention, a method for mapping a plurality of logical blocks to a physical block includes identifying a first logical block meets at least one criterion. The method also includes identifying a second logical block which is substantially complementary to the first logical block, and providing contents associated with the first logical block and contents associated with the second logical block to the physical block.
-
Citations
18 Claims
-
1. A method for mapping a plurality of logical blocks to a physical block, each logical block including a plurality of logical pages arranged in groups, the plurality of logical blocks and the physical block being associated with a non-volatile memory system, the method comprising:
-
identifying a first logical block of the plurality of logical blocks that meets at least one criterion, the at least one criterion comprising contents of the first logical block being associated with a number of groups of logical pages fewer than a first limit; identifying a second logical block of the plurality of logical blocks that is substantially complementary to the first logical block; and providing contents associated with the identified first logical block and contents associated with the identified second logical block to the physical block. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A non-volatile memory system comprising:
-
a non-volatile memory, the non-volatile memory having an associated physical block; means for identifying a first logical block of a plurality of logical blocks that meets at least one criterion, each logical block including a plurality of logical pages arranged in groups, and the at least one criterion being met by the contents of the first logical block being associated with a number of groups of logical pages fewer than a first limit; means for identifying a second logical block of the plurality of logical blocks that is substantially complementary to the first logical block; and means for providing contents associated with the first logical block and contents associated with the second logical block to the physical block. - View Dependent Claims (8, 9, 10, 11)
-
-
12. A memory system comprising:
-
a non-volatile memory, the non-volatile memory having an associated physical block; code devices that identify a first logical block of a plurality of logical blocks that meets at least one criterion, each logical block including a plurality of logical pages arranged in groups, and the at least one criterion being met by the contents of the first logical block being associated with a number of groups of logical pages fewer than a first limit; code devices that identify a second logical block of the plurality of logical blocks that is substantially complementary to the first logical block; code devices that provide contents associated with the first logical block and contents associated with the second logical block to the physical block; and a memory area that stores the code devices. - View Dependent Claims (13, 14, 15, 16, 17, 18)
-
Specification