Integrated circuit incorporating three-dimensional memory array with dual opposing decoder arrangement
First Claim
1. An integrated circuit having two respective decode/selection circuits respectively located along opposite edges of a three-dimensional memory array for selecting wordlines which respectively exit the memory array along said opposite edges or for selecting bitlines which respectively exit the memory array along said opposite edges.
6 Assignments
0 Petitions
Accused Products
Abstract
A very high density field programmable memory is disclosed. An array is formed vertically above a substrate using several layers, each layer of which includes vertically fabricated memory cells. The cell in an N level array may be formed with N+1 masking steps plus masking steps needed for contacts. Maximum use of self alignment techniques minimizes photolithographic limitations. In one embodiment the peripheral circuits are formed in a silicon substrate and an N level array is fabricated above the substrate.
-
Citations
44 Claims
- 1. An integrated circuit having two respective decode/selection circuits respectively located along opposite edges of a three-dimensional memory array for selecting wordlines which respectively exit the memory array along said opposite edges or for selecting bitlines which respectively exit the memory array along said opposite edges.
- 10. An integrated circuit having two respective decode/selection circuits respectively located along opposite edges of a three-dimensional memory array for selecting wordlines or bitlines which respectively exit the memory array alone said opposite edges, wherein the memory array comprises non-volatile memory cells.
-
13. An integrated circuit comprising:
-
a three-dimensional memory array having at least two planes of memory cells formed above a substrate; a first decode/selection circuit having outputs associated with wordlines or bitlines which exit on one edge of the memory array; and a second decode/selection circuit having outputs associated with wordlines or bitlines which exit on another edge opposite the one edge of the memory array; wherein the outputs of both the first and second decode/selection circuits are associated with wordlines, or the outputs of both the first and second decode/selection circuits are associated with bitlines. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36)
-
-
37. An integrated circuit comprising:
-
a three-dimensional memory array having at least two planes of memory cells formed above substrate, said array including respective rows of wordilines on at least two wordline layers; a first row selection circuit disposed at least partially beneath the memory array and having outputs along an cast side of the memory array and associated with wordimes which exit the memory array to the east side thereof; a second row selection circuit disposed at least partially beneath the memory array and having outputs along a west side of the memory array and associated with wordlines which exit the memory array to the west side thereof; a first column selection circuit disposed at least partially beneath the memory array and having outputs along a north side of the memory array and associated with bitlines which exit the memory array to the north side thereof; and a second column selection circuit disposed at least partially beneath the memory array and having outputs along a south side of the memory array and associated with bitlines which exit the memory array to the south side thereof. - View Dependent Claims (38, 39, 40, 41, 42, 43, 44)
-
Specification