Data processing performance control
First Claim
Patent Images
1. Apparatus for processing data, said apparatus comprising:
- a processing circuit having a power supply configuration and driven by a clock signal, said processing circuit including;
(i) a processing mode for performing data processing operations when said power supply configuration has a processing configuration and said clock signal is clocked; and
(ii) a holding mode for holding state without performing data processing operations when said power supply has a holding configuration and said clock signal is stopped; and
a power supply and clock signal control circuit, responsive to a target rate signal indicative of a target rate of data processing operations to be performed by said processing circuit, to modulate a target rate mode control signal to switch said processing circuit between said processing mode and said holding mode so as to achieve said target rate.
1 Assignment
0 Petitions
Accused Products
Abstract
Performance control of a processor core 52 is achieved by modulating between a processing mode power supply configuration which the processor core 52 is clocked and a holding mode power supply configuration which the processor core 52 is not clocked. By modulating between these two power supply configuration modes, a target performance level may be achieved and energy consumption whilst in the holding mode can be reduced.
21 Citations
30 Claims
-
1. Apparatus for processing data, said apparatus comprising:
-
a processing circuit having a power supply configuration and driven by a clock signal, said processing circuit including; (i) a processing mode for performing data processing operations when said power supply configuration has a processing configuration and said clock signal is clocked; and (ii) a holding mode for holding state without performing data processing operations when said power supply has a holding configuration and said clock signal is stopped; and a power supply and clock signal control circuit, responsive to a target rate signal indicative of a target rate of data processing operations to be performed by said processing circuit, to modulate a target rate mode control signal to switch said processing circuit between said processing mode and said holding mode so as to achieve said target rate. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15)
-
-
16. A method of processing data, said method comprising the steps of:
-
operating a processing circuit powered by a power supply signal and driven by a clock signal such that; (i) in a processing mode said processing circuit performs data processing operations when said power supply signal has a processing configuration and said clock signal is clocked; and (ii) in a holding mode said processing circuit holds state without performing data processing operations when said power supply has a holding configuration and said clock signal is stopped; and in response to a target rate signal indicative of a target rate of data processing operations to be performed by said processing circuit using a power supply and clock signal control circuit to modulate a target rate mode control signal to switch said processing circuit between said processing mode and said holding mode so as to achieve said target rate. - View Dependent Claims (17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30)
-
Specification