Method for manufacturing a wafer level chip scale package
First Claim
1. A method for a wafer level chip scale package (CSP), the method comprising:
- providing a semiconductor wafer, the semiconductor wafer including semiconductor chips having chip pads and a passivation layer, the wafer further including scribe lines between the chips;
forming a first patterned dielectric layer on the passivation layer that exposes the chip pads;
forming a second patterned dielectric layer on the first patterned dielectric layer that exposes the chip pads;
forming an embossed region on the first patterned dielectric layer, the second patterned dielectric layer, and the passivation layer including a concave portion that exposes a portion of the passivation layer where a ball pad is to be formed and a convex portion that is formed from the second patterned dielectric layer;
forming a metal wiring layer on the embossed region directly on the exposed portion of the first patterned dielectric layer, the exposed portion of the second patterned dielectric layer, and the exposed portion of the passivation layer, the metal wiring layer being electrically connected to the chip pads;
forming a third dielectric layer on the metal wiring layer; and
removing a portion of the third dielectric layer over the embossed region to form a connection hole therein, the connection hole exposing a portion of the metal wiring layer to form the ball pad.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor wafer with semiconductor chips having chip pads and a passivation layer is provided. First and second dielectric layers are sequentially formed on the passivation layer. The first and second dielectric layers form a ball pad area that includes an embossed portion, i.e., having a non-planar surface. A metal wiring layer is formed on the resulting structure including the embossed portion. A third dielectric layer is formed on the metal wiring layer. A portion of the third dielectric layer located on the embossed portion is removed to form a ball pad. A solder ball is formed on the embossed ball pad. With the embossed ball pad, the contact area between the solder balls and the metal wiring layer is increased, thereby improving the connection reliability.
-
Citations
12 Claims
-
1. A method for a wafer level chip scale package (CSP), the method comprising:
-
providing a semiconductor wafer, the semiconductor wafer including semiconductor chips having chip pads and a passivation layer, the wafer further including scribe lines between the chips; forming a first patterned dielectric layer on the passivation layer that exposes the chip pads; forming a second patterned dielectric layer on the first patterned dielectric layer that exposes the chip pads; forming an embossed region on the first patterned dielectric layer, the second patterned dielectric layer, and the passivation layer including a concave portion that exposes a portion of the passivation layer where a ball pad is to be formed and a convex portion that is formed from the second patterned dielectric layer; forming a metal wiring layer on the embossed region directly on the exposed portion of the first patterned dielectric layer, the exposed portion of the second patterned dielectric layer, and the exposed portion of the passivation layer, the metal wiring layer being electrically connected to the chip pads; forming a third dielectric layer on the metal wiring layer; and removing a portion of the third dielectric layer over the embossed region to form a connection hole therein, the connection hole exposing a portion of the metal wiring layer to form the ball pad. - View Dependent Claims (2, 3, 4, 5, 6, 10, 11, 12)
-
-
7. A method for a wafer level chip scale package (CSP) comprising:
-
providing a semiconductor wafer, the semiconductor wafer including semiconductor chips each having chip pads and a passivation layer; forming a first dielectric layer on the passivation layer; patterning the first dielectric layer to expose the chip pads; forming a second dielectric layer on the patterned first dielectric layer; patterning the second dielectric layer to expose the chip pads; forming an embossed region on the first patterned dielectric layer, the second patterned dielectric layer, and the passivation layer; forming a concave portion in the embossed region that includes an exposed portion of the passivation layer where a ball pad is to be formed; forming a convex portion in the embossed region; forming a metal wiring layer on the embossed region directly on the exposed portion of the first patterned dielectric layer, the exposed portion of the second patterned dielectric layer, and the exposed portion of the passivation layer, the metal wiring layer being electrically connected to the chip pads; forming a third dielectric layer on the metal wiring layer; and removing a portion of the third dielectric layer to form a connection hole therein, the connection hole exposing a portion of the metal wiring layer over the embossed region to form a ball pad. - View Dependent Claims (8)
-
-
9. A method of making a wafer level chip scale package (CSP), the method comprising:
-
providing a semiconductor wafer, the semiconductor wafer including a semiconductor chip having chip pads and a passivation layer, the wafer further including scribe lines between the chips; forming a first patterned dielectric layer on the passivation layer that exposes the chip pads; forming a second patterned dielectric layer on the first patterned dielectric layer that exposes the chip pads, wherein the first patterned dielectric layer, the second patterned dielectric layer, and the passivation layer have an embossed region comprising a substantially cylindrical concave portion and an annular convex portion, the concave portion exposing a portion of the passivation layer where a ball pad is to be formed, the convex portion being formed of the second dielectric layer; forming a metal wiring layer on the embossed region directly on the exposed portion of the first patterned dielectric layer, the exposed portion of the second patterned dielectric layer, and the exposed portion of the passivation layer, the metal wiring layer being electrically connected to the chip pads; forming a third dielectric layer on the metal wiring layer; and removing a portion of the third dielectric layer to form a connection hole that exposes a portion of the metal wiring layer.
-
Specification