Micro mirror arrays and microstructures with solderable connection sites
First Claim
Patent Images
1. A microstructure system including:
- a wafer portion including a microstructure formed therein, located thereon or supported thereby wherein said wafer portion includes an upper wafer portion and a lower wafer portion located generally below and at least partially spaced apart from said upper wafer portion, and wherein said microstructure is formed in or located on said upper wafer portion, and wherein said upper wafer portion defines a coverage area in top view;
a plurality of solderable surfaces electrically or operatively coupled to said microstructure and wherein said solderable surfaces are formed or located on said lower wafer portion and are not located within said coverage area such that said solderable surfaces are not positioned under said upper wafer portion and are exposed to provide ease of access to said solderable surfaces, said solderable surfaces being arranged in a pattern; and
an electronic component having a plurality of contacts located thereon, said plurality of contacts being arranged in a pattern corresponding to said pattern of said solderable surfaces such that said electronic component is directly mechanically and electrically attachable to said solderable surfaces by a flip chip bonding process and without the use of wire bonds such that said electronic component can control, operate or receive inputs from at least part of said microstructure.
1 Assignment
0 Petitions
Accused Products
Abstract
A micro mirror array including an upper wafer portion having a plurality of movable reflective surfaces located thereon, the upper wafer portion defining a coverage area in top view. The array further includes a lower wafer portion located generally below and coupled to the upper wafer portion. The lower wafer portion includes at least one connection site located thereon, the at least one connection site being electrically or operatively coupled to at least one component which can control the movement of at least one of the reflective surfaces. The at least one connection site is not generally located within the coverage area of the upper wafer portion.
-
Citations
39 Claims
-
1. A microstructure system including:
-
a wafer portion including a microstructure formed therein, located thereon or supported thereby wherein said wafer portion includes an upper wafer portion and a lower wafer portion located generally below and at least partially spaced apart from said upper wafer portion, and wherein said microstructure is formed in or located on said upper wafer portion, and wherein said upper wafer portion defines a coverage area in top view; a plurality of solderable surfaces electrically or operatively coupled to said microstructure and wherein said solderable surfaces are formed or located on said lower wafer portion and are not located within said coverage area such that said solderable surfaces are not positioned under said upper wafer portion and are exposed to provide ease of access to said solderable surfaces, said solderable surfaces being arranged in a pattern; and an electronic component having a plurality of contacts located thereon, said plurality of contacts being arranged in a pattern corresponding to said pattern of said solderable surfaces such that said electronic component is directly mechanically and electrically attachable to said solderable surfaces by a flip chip bonding process and without the use of wire bonds such that said electronic component can control, operate or receive inputs from at least part of said microstructure. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31)
-
-
32. A microstructure system including:
-
an upper wafer portion including a microstructure formed therein, located thereon or supported thereby, said upper wafer portion defining a coverage area in top view; a lower wafer portion located generally below and at least partially spaced apart from said upper wafer portion, said lower wafer portion including at least one electrode for controlling the movement of at least part of said microstructure; a solderable surface formed or located on said lower wafer portion, wherein said solderable surface is not located within said coverage area such that said solderable surface is not positioned under said upper wafer portion to provide ease of access to said solderable surface; and an electronic component coupled to said solderable surface by flip chip bonding without wire bonds and being electrically or operatively coupled to said electrode such that said electronic component can control or operate said electrode to thereby control or operate said microstructure. - View Dependent Claims (33, 34, 35, 36)
-
-
37. A microstructure system including:
-
a wafer portion including a microstructure formed therein, located thereon or supported thereby wherein said wafer portion includes an upper wafer portion and a lower wafer portion located generally below and at least partially spaced apart from said upper wafer portion, and wherein said microstructure is formed in or located on said upper wafer portion, and wherein said upper wafer portion defines a coverage area in top view and an exposed area that is outside said coverage area; and a solderable surface configured to receive an electronic component thereon in a flip chip attachment process and without wire bonds, said solderable surface being formed on, located on, or supported by said wafer portion, said solderable surface being electrically or operatively coupled to said microstructure such that an electronic component coupled to solderable surface can control, operate or receive inputs from at least part of said microstructure and wherein said solderable surface is formed or located on said lower wafer portion and is located within said exposed area, wherein said upper wafer portion and said lower wafer portion are coupled together by an electrically insulating material such that said upper and lower wafer portions are not directly electrically connected. - View Dependent Claims (38, 39)
-
Specification