Hardened voyage data recorder
First Claim
Patent Images
1. A hardened voyage data recorder comprising:
- (a) removable memory subsystem;
(b) mounting base subsystem removably coupled to said memory subsystem, wherein said mounting base subsystem protects and includes therein electronic circuits, including a plurality of circuit components mounted entirely within said mounting base, for electronically accessing said memory subsystem; and
(c) quick release clamp, wherein said removable memory subsystem has a lower flange, said mounting base subsystem has an upper flange, and said quick release clamp engages said upper flange and said lower flange whereby said memory subsystem and said base subsystem are removably coupled to each other.
1 Assignment
0 Petitions
Accused Products
Abstract
A hardened voyage data recorder includes two subsystems: a removable non-volatile memory and a base containing electronics and firmware for communicating with data sensing systems and for accessing the memory. According to the invention, the memory is protected in a “boiler” and the electronics includes an ETHERNET interface for connecting to shipboard data acquisition devices. The firmware is preferably configured via web pages. A communications protocol for communicating with the recorder is also disclosed.
-
Citations
30 Claims
-
1. A hardened voyage data recorder comprising:
-
(a) removable memory subsystem; (b) mounting base subsystem removably coupled to said memory subsystem, wherein said mounting base subsystem protects and includes therein electronic circuits, including a plurality of circuit components mounted entirely within said mounting base, for electronically accessing said memory subsystem; and (c) quick release clamp, wherein said removable memory subsystem has a lower flange, said mounting base subsystem has an upper flange, and said quick release clamp engages said upper flange and said lower flange whereby said memory subsystem and said base subsystem are removably coupled to each other. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A hardened voyage data recorder comprising:
-
(a) a removable memory subsystem; (b) a mounting base subsystem, including a plurality of circuit components mounted entirely within said mounting base subsystem, removably coupled to said memory subsystem, wherein said removable memory subsystem includes non-volatile memory enclosed within a boiler, and said mounting base subsystem is adapted to be mounted on the exterior of a marine vessel; and (c) a quick release damp, wherein said removable memory subsystem has a lower flange, said mounting base subsystem has an upper flange, and said quick release clamp engages said upper flange and said lower flange whereby said memory subsystem and said base subsystem are removably coupled to each other. - View Dependent Claims (11, 12, 13, 14, 15, 16)
-
-
17. A hardened voyage data recorder comprising:
-
(a) a removable memory subsystem; (b) a mounting base subsystem removably coupled to said memory subsystem; (c) at least one serial/parallel memory interface converter chip coupled to said removable memory subsystem; and (d) a quick release clamp, wherein said removable memory subsystem has a lower flange, said mounting base subsystem has an upper flange, and said quick release clamp engages said upper flange and said lower flange whereby said memory subsystem and said base subsystem are removably coupled to each other. - View Dependent Claims (18, 19, 20, 21, 22, 23)
-
-
24. A hardened voyage data recorder comprising:
-
(a) a removable memory subsystem, wherein said removable memory subsystem includes a stacked memory and a plurality of serial/parallel memory interface chips arranged for communication with a processor such that a large number of memory chips may be driven; (b) a mounting base subsystem removably coupled to said memory subsystem; and (c) a quick release clamp, wherein said removable memory subsystem has a lower flange, said mounting base subsystem has an upper flange, and aid quick release clamp engages said upper flange and said lower flange whereby said memory subsystem and said base subsystem are removably coupled to each other. - View Dependent Claims (25, 26, 27, 28, 29, 30)
-
Specification