CMOS driver with minimum shoot-through current
First Claim
Patent Images
1. A break-before-make circuit, comprising:
- a first logic element having an enabled state and a disabled state, the first logic element further having an output, and being configured to invert a signal input and provide the inverted signal input to its output in the enabled state, the first logic element further being configured to float its output in the disabled state when the signal input transitions to a first logic state;
a second logic element having an enabled state and a disabled state, the second logic element further having an output, and being configured to invert a signal input and provide the inverted signal input to its output in the enabled state, the second logic element further being configured to float its output in the disabled state when the signal input transitions to a second logic state, the second logic state having a higher voltage than the first logic state;
a first inverter having an input coupled to the output of the first logic element, and an output, the state of the second logic element being responsive to the first inverter output; and
a second inverter having an input coupled to the output of the second logic element, and an output, the state of the first logic element being a responsive to the second inverter output.
3 Assignments
0 Petitions
Accused Products
Abstract
A CMOS driver with minimum shoot-through current is disclosed. The potential for shoot-through current may be eliminated or reduced with a break-before-make circuit driving an output stage. The break-before-make circuit may include a first logic element followed by a first inverter and a second logic element followed by a second inverter. The inverters may be cross-coupled to one another and/or the internal transistors may be configured with different strengths. The logic elements may be configured to eliminate or reduce potential shoot-through current paths, and the signal inputs may be controlled within a certain voltage range.
-
Citations
30 Claims
-
1. A break-before-make circuit, comprising:
-
a first logic element having an enabled state and a disabled state, the first logic element further having an output, and being configured to invert a signal input and provide the inverted signal input to its output in the enabled state, the first logic element further being configured to float its output in the disabled state when the signal input transitions to a first logic state; a second logic element having an enabled state and a disabled state, the second logic element further having an output, and being configured to invert a signal input and provide the inverted signal input to its output in the enabled state, the second logic element further being configured to float its output in the disabled state when the signal input transitions to a second logic state, the second logic state having a higher voltage than the first logic state; a first inverter having an input coupled to the output of the first logic element, and an output, the state of the second logic element being responsive to the first inverter output; and a second inverter having an input coupled to the output of the second logic element, and an output, the state of the first logic element being a responsive to the second inverter output. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A break-before-make circuit, comprising:
-
first and second inverters each having an input and output; a first logic element comprising a first NMOS transistor configured to be coupled to a power supply return, and first and second PMOS transistors coupled in series and configured to be coupled between a power supply and the first NMOS transistor, the first PMOS transistor and the first NMOS transistor being configured to receive a signal input, the second inverter output being coupled to the second PMOS transistor, and the input to the first inverter being taken from between the first NMOS transistor and the series combination of the first and second PMOS transistors, and wherein the first logic element does not include a NMOS transistor which is coupled in parallel with the first NMOS transistor and controlled by the second inverter output; and a second logic element comprising a third PMOS transistor configured to be coupled to the power supply, and second and third NMOS transistors coupled in series and configured to be coupled between the power supply return and the third PMOS transistor, the third PMOS transistor and the second NMOS transistor being configured to receive the signal input, the first inverter output being coupled to the third NMOS transistor, and the input to the second inverter being taken between the third PMOS transistor and the series combination of the second and third NMOS transistors, and wherein the second logic element does not include a PMOS transistor which is coupled in parallel with the third PMOS transistor and controlled by the first inverter output.
-
-
12. A break-before-make circuit, comprising:
-
first and second logic elements each having an enabled state and a disabled state, each of the first and second logic elements having an output, and being configured to invert a signal input and provide the inverted signal input to its respective output in the enabled state; a first inverter having an input coupled to the output of the first logic element, and an output, wherein the state of the second logic element is responsive to the first inverter output; and a second inverter having an input coupled to the output of the second logic element, and an output separate from the output of the first inverter, wherein the state of the first logic element is responsive to the second inverter output; wherein the first inverter is configured to be connected to a power supply return through the output of the second inverter, and the second inverter is configured to be connected to a power supply through the output of the first inverter. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20, 21)
-
-
22. A break-before-make circuit, comprising:
first and second logic elements configured to receive a common input that varies between a first and second state, the first logic element having an output coupled to a second input of the second logic element and the second logic element having an output coupled to a second input of the first logic element such that, when the common input transitions from the first state to the second state, the first logic element floats its output until it receives at its second input a transition in the output from the second logic element, and when the common input transitions from the second state to the first state, the second logic element floats its output until it receives at its second input a transition in the output from the first logic element. - View Dependent Claims (23, 24, 25, 26, 27, 28, 29, 30)
Specification