Barrier-less integration with copper alloy
First Claim
Patent Images
1. A copper interconnect, comprising:
- a substrate, the substrate comprising semiconductors in or over the substrate, the substrate further comprising at least one contact point of first level copper;
at least one interconnect opening through layers of semiconductor material over the substrate aligned with the at least one contact point;
sidewalls of the at least one interconnect opening lined with an annealed compound layer, comprising;
(i) a layer of metal barrier material(ii) a layer of metal barrier material oxide created over the surface there-of;
(iii) a layer of doped copper; and
(iv) a layer of pure copper; and
the at least one interconnect opening filled with copper alloy.
0 Assignments
0 Petitions
Accused Products
Abstract
A new method is provided for the creation of a barrier-free copper interconnect. A dual damascene structure is created in a layer of dielectric, a thin metal barrier layer is deposited. The metal barrier layer is oxidized, two layers are then deposited with the first layer comprising doped copper and the second layer comprising pure copper. The dual damascene structure is filled with copper, a thermal anneal is applied, stabilizing the deposited copper filling the dual damascene structure and forming metal oxide of the doped minority element. Excess copper is then removed from the dielectric.
-
Citations
10 Claims
-
1. A copper interconnect, comprising:
-
a substrate, the substrate comprising semiconductors in or over the substrate, the substrate further comprising at least one contact point of first level copper; at least one interconnect opening through layers of semiconductor material over the substrate aligned with the at least one contact point; sidewalls of the at least one interconnect opening lined with an annealed compound layer, comprising; (i) a layer of metal barrier material (ii) a layer of metal barrier material oxide created over the surface there-of; (iii) a layer of doped copper; and (iv) a layer of pure copper; and the at least one interconnect opening filled with copper alloy. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A semiconductor device comprising:
-
a substrate comprising at least one contact point and at least one layer over the at least one contact point, the layer including at least one interconnect opening aligned with the at least one contact point; a copper interconnect including an annealed compound layer lining sidewalls of the at least one interconnect opening and a copper filling the lined interconnect opening; wherein the annealed compound layer comprises a layer of metal barrier material, a layer of metal barrier material oxide created over the surface there-of, a layer of doped copper; and
a layer of pure copper. - View Dependent Claims (10)
-
Specification