Processor with software-controlled programmable service levels
First Claim
1. A processor comprising:
- scheduling circuitry for scheduling data blocks for transmission from a plurality of transmission elements; and
a priority computation element associated with the scheduling circuitry and operative to determine a transmission priority for one or more constituent transmission elements in a specified group of such transmission elements, the transmission priority being adjustable so as to facilitate the maintenance of a desired service level for one or more of the transmission elements;
wherein the priority computation element determines a transmission priority for the constituent transmission elements of the group by designating one or more of the constituent transmission elements as current high priority transmission elements, with the other constituent transmission elements in the group being arranged in order of decreasing priority relative to the one or more current high priority transmission elements.
7 Assignments
0 Petitions
Accused Products
Abstract
A processor includes scheduling circuitry and a priority computation element associated with the scheduling circuitry. The scheduling circuitry schedules data blocks for transmission from a plurality of transmission elements, in accordance with a transmission priority established by the priority computation element. The priority computation element, which may be implemented as a script processor, is operative to determine a transmission priority for one or more constituent transmission elements in a specified group of such transmission elements. The group of transmission elements corresponds to a first level of an n-level hierarchy of transmission elements, with the constituent transmission elements corresponding to at least one lower level of the n-level hierarchy of transmission elements. The transmission priority is preferably made adjustable under software control so as to facilitate the maintenance of a desired service level for one or more of the transmission elements.
-
Citations
20 Claims
-
1. A processor comprising:
-
scheduling circuitry for scheduling data blocks for transmission from a plurality of transmission elements; and a priority computation element associated with the scheduling circuitry and operative to determine a transmission priority for one or more constituent transmission elements in a specified group of such transmission elements, the transmission priority being adjustable so as to facilitate the maintenance of a desired service level for one or more of the transmission elements; wherein the priority computation element determines a transmission priority for the constituent transmission elements of the group by designating one or more of the constituent transmission elements as current high priority transmission elements, with the other constituent transmission elements in the group being arranged in order of decreasing priority relative to the one or more current high priority transmission elements. - View Dependent Claims (2, 3, 4, 5, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
6. A processor comprising:
-
scheduling circuitry for scheduling data blocks for transmission from a plurality of transmission elements; and a priority computation element associated with the scheduling circuitry and operative to determine a transmission priority for one or more constituent transmission elements in a specified group of such transmission elements, the transmission priority being adjustable so as to facilitate the maintenance of a desired service level for one or more of the transmission elements; wherein the priority computation element determines an initial transmission priority for the constituent transmission elements of the group by designating a given one of the constituent transmission elements as a current high priority transmission element, with the other constituent transmission elements in the group being arranged in a linear order of decreasing priority relative to the current high priority transmission element. - View Dependent Claims (7)
-
-
18. A method for use in a processor, the method comprising:
-
scheduling data blocks for transmission from a plurality of transmission elements; wherein the scheduling step schedules the data blocks for transmission in accordance with a transmission priority determined for one or more constituent transmission elements in a specified group of such transmission elements, the transmission priority being adjustable so as to facilitate the maintenance of a desired service level for one or more of the transmission elements; and wherein a transmission priority is determined for the constituent transmission elements of the group by designating one or more of the constituent transmission elements as current high priority transmission elements, with the other constituent transmission elements in the group being arranged in order of decreasing priority relative to the one or more current high priority transmission elements. - View Dependent Claims (20)
-
-
19. An article of manufacture comprising a computer-readable storage medium for use in conjunction with a processor, the medium storing one or more software programs for use in scheduling data blocks for transmission from a plurality of transmission elements, the one or more programs when executed providing at least one of determination of a priority for one or more constituent transmission elements in a specified group of such elements and adjustment of the transmission priority so as to facilitate the maintenance of a desired service level for one or more of the transmission elements, wherein a transmission priority is determined for the constituent transmission elements of the group by designating one or more of the constituent transmission elements as current high priority transmission elements, with the other constituent transmission elements in the group being arranged in order of decreasing priority relative to the one or more current high priority transmission elements.
Specification