Reduced chip testing scheme at wafer level
First Claim
Patent Images
1. A method for testing quality of semiconductor devices on a wafer, the method comprising the steps of:
- generating quality test-data for a limited number of semiconductor devices on the wafer,deciding based on the generated quality test-data whether other semiconductor devices on the wafer are to be tested, or not to be tested,based on the result of the deciding step, testing or not testing the other semiconductor devices on the wafer, andif some semiconductor devices have not been tested, selecting at least one non-tested semiconductor device on the wafer for further processing.
13 Assignments
0 Petitions
Accused Products
Abstract
The present invention relates to production testing of semiconductor devices, more specifically to production testing of such devices at wafer level.
A method according to the present invention comprises the steps of generating (20) quality test-data at a limited number of semiconductor devices on the wafer, deciding (24) based on the generated quality test-data whether other semiconductor devices on the wafer are to be tested, and based on the result of the deciding step, testing (28) or not testing (26) the other semiconductor devices on the wafer.
A corresponding wafer prober is also described.
-
Citations
7 Claims
-
1. A method for testing quality of semiconductor devices on a wafer, the method comprising the steps of:
-
generating quality test-data for a limited number of semiconductor devices on the wafer, deciding based on the generated quality test-data whether other semiconductor devices on the wafer are to be tested, or not to be tested, based on the result of the deciding step, testing or not testing the other semiconductor devices on the wafer, and if some semiconductor devices have not been tested, selecting at least one non-tested semiconductor device on the wafer for further processing. - View Dependent Claims (2, 3, 4, 7)
-
-
5. A method for testing quality of semiconductor devices on a plurality of wafers, the method comprising the steps of:
-
generating quality test-data for a limited number of semiconductor devices on a number of wafers from the plurality of wafers, deciding, based on the generated quality test-data, for each of the tested wafers, whether other semiconductor devices on the tested wafers are to be tested, or not to be tested, based on the result of the deciding step, testing or not testing the other semiconductor devices on the tested wafers, and if some semiconductor devices have not been tested, selecting at least one non-tested semiconductor device on the wafer for further processing, wherein the limited number of semiconductor devices on each of the wafers are located on the wafers as determined by a spatial pattern, the spatial pattern being such that, by shifting it between wafers, a substantially complete wafermap can be obtained. - View Dependent Claims (6)
-
Specification