×

Semiconductor test management system and method

  • US 7,237,160 B2
  • Filed: 10/13/2004
  • Issued: 06/26/2007
  • Est. Priority Date: 10/13/2004
  • Status: Expired due to Fees
First Claim
Patent Images

1. A system for semiconductor test management, the system comprising:

  • a first computer generating a new gating rule and transmitting the new gating rule; and

    a second computer initially storing an old gating rule, receiving the new gating rule via a network, replacing the old gating rule with the new gating rule, acquiring a test result, carrying the test result into the new gating rule to generate an advisory report;

    wherein the test result comprises a test value corresponding to a test attribute, the new gating rule determines a final advisory when the test value satisfies a specific condition comprising the test attribute, the advisory report comprises the final advisory, the new gating rule is a newer version of the old gating rule, and the final advisory indicates a wafer, or a wafer lot is accepted, scrapped, repairable, or held for analysis.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×