×

Method for producing gate stack sidewall spacers

  • US 7,253,123 B2
  • Filed: 01/10/2005
  • Issued: 08/07/2007
  • Est. Priority Date: 01/10/2005
  • Status: Active Grant
First Claim
Patent Images

1. A method for forming a sidewall spacer for a gate electrode, comprising:

  • placing a substrate having a gate structure in a plasma process chamber;

    flowing process gas(es) into the plasma process chamber;

    creating a plasma in the plasma process chamber; and

    depositing one or more layers of silicon containing materials on the gate structure at a temperature equal to or less than 450°

    C. in the presence of the plasma, wherein the one or more layers of silicon containing materials have an overall dielectric constant value of about 3.0 to about 5.0 and comprise materials selected from the group consisting of silicon carbide, oxygen doped silicon carbide, nitrogen doped silicon carbide, carbon doped silicon nitride, nitrogen doped silicon oxycarbide, and combinations thereof.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×