Method for producing gate stack sidewall spacers
First Claim
1. A method for forming a sidewall spacer for a gate electrode, comprising:
- placing a substrate having a gate structure in a plasma process chamber;
flowing process gas(es) into the plasma process chamber;
creating a plasma in the plasma process chamber; and
depositing one or more layers of silicon containing materials on the gate structure at a temperature equal to or less than 450°
C. in the presence of the plasma, wherein the one or more layers of silicon containing materials have an overall dielectric constant value of about 3.0 to about 5.0 and comprise materials selected from the group consisting of silicon carbide, oxygen doped silicon carbide, nitrogen doped silicon carbide, carbon doped silicon nitride, nitrogen doped silicon oxycarbide, and combinations thereof.
1 Assignment
0 Petitions
Accused Products
Abstract
A method for forming sidewall spacers on a gate stack by depositing one or more layers of silicon containing materials using PECVD process(es) on a gate structure to produce a spacer having an overall k value of about 3.0 to about 5.0. The silicon containing materials may be silicon carbide, oxygen doped silicon carbide, nitrogen doped silicon carbide, carbon doped silicon nitride, nitrogen doped silicon oxycarbide, or combinations thereof. The deposition is performed in a plasma enhanced chemical vapor deposition chamber and the deposition temperature is less than 450° C. The sidewall spacers so produced provide good capacity resistance, as well as excellent structural stability and hermeticity.
-
Citations
24 Claims
-
1. A method for forming a sidewall spacer for a gate electrode, comprising:
-
placing a substrate having a gate structure in a plasma process chamber; flowing process gas(es) into the plasma process chamber; creating a plasma in the plasma process chamber; and depositing one or more layers of silicon containing materials on the gate structure at a temperature equal to or less than 450°
C. in the presence of the plasma, wherein the one or more layers of silicon containing materials have an overall dielectric constant value of about 3.0 to about 5.0 and comprise materials selected from the group consisting of silicon carbide, oxygen doped silicon carbide, nitrogen doped silicon carbide, carbon doped silicon nitride, nitrogen doped silicon oxycarbide, and combinations thereof. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
-
-
23. A method for forming a sidewall spacer for a gate electrode, comprising:
-
placing a substrate having a gate structure in a plasma process chamber; flowing process gas(es) into the plasma process chamber; creating a plasma in the plasma process chamber; and depositing one or more layers of silicon containing materials on the gate structure in the presence of the plasma, wherein the one or more layers of silicon containing materials have an overall dielectric constant value of about 3.0 to about 5.0, and the one or more layers of silicon containing materials are selected from the group consisting of silicon carbide, oxygen doped silicon carbide, nitrogen doped silicon carbide, carbon doped silicon nitride, nitrogen doped silicon oxycarbide, and combinations thereof.
-
-
24. A method for forming a sidewall spacer for a gate electrode, comprising:
-
placing a substrate having a gate structure in a plasma process chamber; flowing process gas(es) into the plasma process chamber; creating a plasma in the plasma process chamber; and depositing one or more layers of silicon containing materials on the gate structure at a temperature equaling to or below 450°
C. in the presence of the plasma, wherein the one or more layers of silicon containing materials have an overall dielectric constant value of about 3.0 to about 5.0, and the one or more layers of silicon containing materials are selected from the group consisting of silicon carbide, oxygen doped silicon carbide, nitrogen doped silicon carbide, carbon doped silicon nitride, nitrogen doped silicon oxycarbide, and combinations thereof.
-
Specification