Integrated circuit with inductor having horizontal magnetic flux lines

• US 7,253,497 B2
• Filed: 07/02/2003
• Issued: 08/07/2007
• Est. Priority Date: 07/02/2003
• Status: Active Grant

• Current Assignee: Bell Semiconductor, LLC (Hilco Inc. (d/b/a Hilco Global))
• Original Assignee: LSI Corporation (Broadcom, Inc.)
• Inventors: Bhatt, Hemanshu D., Fure, Jan, Allman, Derryl D. J.
• Primary Examiner(s): Prenty; Mark V.
• Application Number:
  US10/614,307
• Publication Number:
  US 20050003562A1
• Time in Patent Office: 1,497 Days
• Field of Search: 336/200, 257/531, 257/528, 257/758
• US Class Current: 257/531
• CPC Class Codes: H01L 23/5227 Inductive arrangements or effects of, or between, wiring layers other inductive arrangements H01L23/645
• CPC Class Codes: H01L 28/10 Inductors
• CPC Class Codes: H01L 2924/00 Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
• CPC Class Codes: H01L 2924/0002 Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Abstract

An integrated circuit (IC) includes one or more inductors that have magnetic flux lines substantially parallel to a generally horizontal plane of the IC. The inductor is formed in a plurality of conductor layers separated by insulating layers of the IC. Regions of highest magnetic flux density of the inductor may preferably be located near the edge of the IC. Additionally, the inductor may preferably be segmented. The over-all inductance may preferably be controlled by turning on and off selected inductors or inductor segments.

Claims

1. An integrated circuit comprising:

conductor layers arranged substantially parallel to an x-y plane of the integrated circuit;

insulating layers disposed between the conductor layers; and

an inductor formed within the conductor layers and the insulating layers and having magnetic flux lines through the conductor layers substantially parallel to the x-y plane of the integrated circuit upon operation of the integrated circuit, having first and second opposite ends, having a substantially straight length between the first and second opposite ends, and having first and second segments;

and wherein;

the second segment is electrically connected to, proximate to and spaced apart from the first segment;

the first segment of the inductor has a coil-shape in a first spiraling angular direction; and

the second segment of the inductor has a coil-shape in a second spiraling angular direction.

2. An integrated circuit comprising:

conductor layers arranged substantially oarallel to an x-y plane of the integrated circuit;

insulating layers disposed between the conductor layers;

an inductor formed within the conductor layers and the insulating layers and having magnetic flux lines through the conductor layers substantially parallel to the x-y plane of the integrated circuit upon operation of the integrated circuit, having first and second opposite ends, having a substantially straight length between the first and second opposite ends, and having a first segment and a second segment electrically connected to, proximate to and spaced apart from the first segment;

other electronic components disposed under the conductor layers and the insulating layers; and

electrical conductors disposed in the conductor layers between the first segment and second segment of the inductor, the electrical conductors electrically connecting the other electronic components.

3. An integrated circuit comprising:

conductor layers arranged substantially parallel to an x-y plane of the integrated circuit;

insulating layers disposed between the conductor layers;

an inductor formed within the conductor layers and the insulating layers and having magnetic flux lines through the conductor layers substantially parallel to the x-y plane of the integrated circuit upon operation of the integrated circuit, having first and second opposite ends, and having a substantially straight length between the first and second opposite ends; and

an edge of the integrated circuit;

and wherein the first end of the inductor is proximate to the edge of the integrated circuit.

4. An integrated circuit as defined in claim 3 wherein the aforementioned edge of the integrated circuit is a first edge, further comprising:

a second edge of the integrated circuit opposite the first edge;

and wherein;

the first end of the inductor is proximate to the first edge of the integrated circuit; and

the second end of the inductor is proximate to the second edge of the integrated circuit.

5. An integrated circuit as defined in claim 3 wherein;

the magnetic flux lines of the inductor have a greatest density at the end of the inductor proximate to the edge of the integrated circuit upon operation of the integrated circuit.