Semiconductor device comprising a superlattice with upper portions extending above adjacent upper portions of source and drain regions
First Claim
1. A semiconductor device comprising:
- a semiconductor substrate; and
at least one metal oxide semiconductor field-effect transistor (MOSFET) comprisingspaced apart source and drain regions on said semiconductor substrate,a superlattice comprising a plurality of stacked groups of layers on said semiconductor substrate between said source and drain regions, said superlattice having upper portions extending above adjacent upper portions of said source and drain regions and lower portions contacting said source and drain regions so that a channel is defined in lower portions of said superlattice,each group of layers of said superlattice comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and at least one non-semiconductor monolayer thereon,said at least one non-semiconductor monolayer being constrained within a crystal lattice of adjacent base semiconductor portions, and at least some semiconductor atoms from opposing base semiconductor portions being chemically bound together through the at least one non-semiconductor monolayer therebetween, anda gate overlying said superlattice.
6 Assignments
0 Petitions
Accused Products
Abstract
A semiconductor device may include a semiconductor substrate and at least one metal oxide semiconductor field-effect transistor (MOSFET). The MOSFET may include spaced apart source and drain regions on the semiconductor substrate, and a superlattice including a plurality of stacked groups of layers on the semiconductor substrate between the source and drain regions. The superlattice may have upper portions extending above adjacent upper portions of the source and drain regions, and lower portions contacting the source and drain regions so that a channel is defined in lower portions of said superlattice. Furthermore, each group of layers of the superlattice may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon. The energy-band modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor. A gate may overly the superlattice.
123 Citations
46 Claims
-
1. A semiconductor device comprising:
-
a semiconductor substrate; and at least one metal oxide semiconductor field-effect transistor (MOSFET) comprising spaced apart source and drain regions on said semiconductor substrate, a superlattice comprising a plurality of stacked groups of layers on said semiconductor substrate between said source and drain regions, said superlattice having upper portions extending above adjacent upper portions of said source and drain regions and lower portions contacting said source and drain regions so that a channel is defined in lower portions of said superlattice, each group of layers of said superlattice comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and at least one non-semiconductor monolayer thereon, said at least one non-semiconductor monolayer being constrained within a crystal lattice of adjacent base semiconductor portions, and at least some semiconductor atoms from opposing base semiconductor portions being chemically bound together through the at least one non-semiconductor monolayer therebetween, and a gate overlying said superlattice. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A semiconductor device comprising:
-
a semiconductor substrate; and at least one metal oxide semiconductor field-effect transistor (MOSFET) comprising spaced apart source and drain regions on said semiconductor substrate, a superlattice comprising a plurality of stacked groups of layers on said semiconductor substrate between said source and drain regions, said source and drain regions each having a respective trench therein adjacent said superlattice, and said superiattice having upper portions extending above bottom portions of the trenches, and lower portions contacting said source and drain regions so that a channel is defined in lower portions of said superlattice, each group of layers of said superlattice comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon, said energy-band modifying layer comprising at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions, and at least some semiconductor atoms from opposing semiconductor portions being chemically bound together through the at least one non-semiconductor monolayer therebetween, and a gate overlying said superlattice comprising an oxide layer overlying said superlattice channel and a gate electrode overlying said oxide layer. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32)
-
-
33. A semiconductor device comprising:
-
a semiconductor substrate; and at least one metal oxide semiconductor field-effect transistor (MOSFET) comprising spaced apart source and drain regions on said semiconductor substrate each comprising a respective epitaxial silicon layer, a superlattice comprising a plurality of stacked groups of layers on said semiconductor substrate between said epitaxial silicon layers, said superlattice having a greater thickness than said epitaxial silicon layers, and lower portions of said superlattice contacting said epitaxial silicon layers so that a channel is defined in lower portions of said superlattice, each group of layers of said superlattice comprising a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy bandmodifying layer thereon, said energy-band modifying layer comprising at least one nonsemiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions, and at least some semiconductor atoms from opposing semiconductor portions being chemically bound together through the at least one non-semiconductor monolayer therebetween, and a gate overlying said superlattice comprising an oxide layer overlying said superlattice channel and a gate electrode overlying said oxide layer. - View Dependent Claims (34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46)
-
Specification