Multi-column addressing mode memory system including an integrated circuit memory device
First Claim
1. An integrated circuit memory device, comprising:
- an interface;
a storage array having a row of storage cells; and
a column decoder to access the row of storage cells, wherein the integrated circuitmemory device is operable in a first mode and second mode of operation,wherein;
during the first mode of operation, the row of storage cells is accessible from the interface in response to a first column address; and
during the second mode of operation, a first plurality of storage cells in the row of storage cells is accessible from the interface in response to a second column address and a second plurality of storage cells in the row of storage cells is accessible from the interface in response to a third column address, wherein the first plurality of storage cells and the second plurality of storage cells are concurrently accessible from the interface.
1 Assignment
0 Petitions
Accused Products
Abstract
A memory system includes a master device, such as a graphics controller or processor, and an integrated circuit memory device operable in a dual column addressing mode. The integrated circuit memory device includes an interface and column decoder to access a row of storage cells or a page in a memory bank. During a first mode of operation, a first row of storage cells in a first memory bank is accessible in response to a first column address. During a second mode of operation, a first plurality of storage cells in the first row of storage cells is accessible in response to a second column address during a column cycle time interval. A second plurality of storage cells in the first row of storage cells is accessible in response to a third column address during the column cycle time interval. During a third mode of operation, a first plurality of storage cells in a first row of storage cells in a first memory bank is accessible in response to a first column address. A second plurality of storage cells in a second row of storage cells in a second bank is accessible in response to a second column address. A third plurality of storage cells in the first row of storage cells is accessible in response to a third column address and a fourth plurality of storage cells in the second row of storage cells is accessible in response to a fourth column address. The first and second column addresses are in a first request packet and the third and fourth column addresses are in a second request packet provided by the master device.
-
Citations
26 Claims
-
1. An integrated circuit memory device, comprising:
-
an interface; a storage array having a row of storage cells; and a column decoder to access the row of storage cells, wherein the integrated circuit memory device is operable in a first mode and second mode of operation, wherein; during the first mode of operation, the row of storage cells is accessible from the interface in response to a first column address; and during the second mode of operation, a first plurality of storage cells in the row of storage cells is accessible from the interface in response to a second column address and a second plurality of storage cells in the row of storage cells is accessible from the interface in response to a third column address, wherein the first plurality of storage cells and the second plurality of storage cells are concurrently accessible from the interface. - View Dependent Claims (2, 3, 4)
-
-
5. An integrated circuit memory device, comprising:
-
an interface; a first storage array having a first row of storage cells; a second storage array having a second row of storage cells; a first column decoder to access the first row of storage cells; and a second column decoder to access the second row of storage cells, wherein the integrated circuit memory device is operable in a first mode end a second mode, wherein; during the first mode of operation, the first row of storage cells is accessible from the interface in response to a first column address; and during the second mode of operation, a first and second plurality of data stored in the first and second row of storage cells, respectively, is accessible from the interface in response to a second and third column address, and a third and fourth plurality of data stored in the first and second row of storage cells, respectively, is accessible from the interface in response to a fourth and fifth column address, wherein the first plurality of data and the second plurality of data are concurrently provided at the interface, and wherein the third plurality of data and the fourth plurality of data are concurrently provided at the interface. - View Dependent Claims (6, 7)
-
-
8. An integrated circuit memory device, comprising:
-
an interface; a first memory bank having a first row of storage cells; a second memory bank having a second row of storage cells; a third memory bank having a third row of storage cells; a fourth memory bank having a fourth row of storage cells; a first column decoder to access the first row of storage cells; a second column decoder to access the second row of storage cells; a third column decoder to access the third row of storage cells; and a fourth column decoder to access the fourth row of storage cells, wherein the integrated circuit memory device is operable in a first mode and second mode of operation, wherein; during the first mode of operation, the first row of storage cells is accessible from the interface in response to a first column address; and during the second mode of operation, a first and second plurality of data stored in the first and second row of storage cells, respectively, is accessible from the interface in response to a second and third column address, and a third and fourth plurality of data stored in the third and fourth row of storage cells, respectively, is accessible from the interface in response to a fourth and fifth column address. - View Dependent Claims (9, 10)
-
-
11. A memory system comprising:
-
a master device to provide a first, second and third column address; and an integrated circuit memory device, including; an interface coupled to the master device; a first storage array having a first row of storage cells; and a column decoder to access the first row of storage cells, wherein the integrated circuit memory device is operable in a first mode and second mode of operation, wherein; during the first mode of operation, the first row of storage cells is accessible from the interface in response to the first column address; and during the second mode of operation. a first plurality of storage cells in the first row of storage cells is accessible from the interface in response to the second column address and a second plurality of storage cells in the first row of storage cells is accessible from the interface in response to the third column address. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18)
-
-
19. A method comprising:
-
receiving a first column address to access a first plurality of storage cells in a row of storage cells during a first time interval; and receiving a second column address to access a second plurality of storage cells in the row of storage cells during the first time interval. - View Dependent Claims (20, 21, 22)
-
-
23. A method comprising:
-
receiving a first column address to access a first plurality of storage cells in a first row of storage cells during a first time interval; receiving a second column address to access a second plurality of storage cells in a second row of storage cells during the first time interval; receiving a third column address to access a third plurality of storage cells in the first row during a second time interval; and receiving a fourth column address to access a fourth plurality of storage cells in the second row of storage cells during the second time interval. - View Dependent Claims (24, 25)
-
-
26. An integrated circuit memory device, comprising:
-
a storage array having a row of storage cells; and means for accessing a first plurality of storage cells in the row in response to a first column address and accessing a second plurality of storage cells in the row, during a column cycle time interval, in response to a first and second column address.
-
Specification