Non-volatile memory device and method of programming same

• US 7,286,413 B2
• Filed: 10/25/2005
• Issued: 10/23/2007
• Est. Priority Date: 10/26/2004
• Status: Expired due to Fees

• Current Assignee: Samsung Electronics Co. Ltd.
• Original Assignee: Samsung Electronics Co. Ltd.
• Inventors: Jeong, Jae-Yong, Lim, Heung-Soo
• Primary Examiner(s): MAI, SON LUU
• Application Number:
  US11/257,074
• Publication Number:
  US 20060087891A1
• Time in Patent Office: 728 Days
• Field of Search: 365/185.28
• US Class Current: 365/185.28
• CPC Class Codes: G11C 16/10 Programming or data input circuits
• CPC Class Codes: G11C 16/24 Bit-line control circuits

Abstract

Disclosed are a non-volatile memory device and a method of programming the same. The method comprises applying a wordline voltage, a bitline voltage, and a bulk voltage to a memory cell during a plurality of program loops. In cases where the bitline voltage falls below a first predetermined detection voltage during a current program loop, or the bulk voltage becomes higher than a second predetermined detection voltage, the same wordline voltage is used in the current programming loop and a next program loop following the current program loop. Otherwise, the wordline voltage is incremented by a predetermined amount before the next programming loop.

Claims

1. A method of programming a non-volatile memory device, the method comprising:

applying a wordline voltage and a bitline voltage to a memory cell of the non-volatile memory device;

detecting whether the bitline voltage falls below a predetermined detection voltage during a first programming period associated with a first program loop; and

,

determining programming conditions for a second programming period associated with a second program loop following the first programming loop based on the result of the bitline voltage detection.

2. The method of claim 1, wherein the wordline voltage is applied to the memory cell using an incremental step pulse programming scheme.

3. The method of claim 1, wherein determining programming conditions for the second programming period comprises:

upon detecting that the bitline voltage falls below the predetermined detection voltage during the first programming period, applying a same wordline voltage as that applied to the memory cell during the first programming period to the memory cell during the second programming period; and

,

upon detecting that the bitline voltage does not fall below the predetermined detection voltage during the first programming period, applying a different wordline voltage from that applied to the memory cell during the first programming period to the memory cell during the second programming period.

4. The method of claim 1, wherein detecting whether the bitline voltage falls below a predetermined detection voltage only occurs when a bitline enable signal is activated.

5. The method of claim 2, wherein detecting whether the bitline voltage falls below a predetermined detection voltage only occurs when a bitline enable signal is activated.

6. The method of claim 2, wherein determining programming conditions for the second programming period comprises:

upon detecting that the bitline voltage falls below the predetermined detection voltage during the first programming period, applying a same wordline voltage as that applied to the memory cell during the first programming period to the memory cell during the second programming period; and

,

upon detecting that the bitline voltage does not fall below the predetermined detection voltage during the first programming period, applying a different wordline voltage from that applied to the memory cell during the first programming period to the memory cell during the second programming period.

7. A non-volatile memory device, comprising:

a first voltage generating circuit generating a first voltage applied to a memory cell in the non-volatile memory device;

a second voltage generating circuit generating a second voltage applied to the memory cell; and

,

a control circuit generating a control signal having a logic state that varies in accordance with a determination of the second voltage level in relation to a predetermined detection voltage during a first programming period associated with a first program loop;

wherein the control circuit controls the first voltage generating circuit to generate the first voltage at a first voltage level during a second programming period associated with a second program loop following the first program loop where the second voltage falls below the predetermined detection voltage during the first programming period.

8. The device of claim 7, wherein the control circuit controls the first voltage generating circuit to generate the first voltage at a second voltage level different from the first voltage level during the second programming period where the second voltage does not fall below the predetermined detection voltage during the first programming period.

9. The device of claim 8, wherein the first voltage is a wordline voltage, and the second voltage is a bitline voltage.

10. The device of claim 7, wherein the control circuit comprises:

a control logic circuit activating a step-up pulse signal during each program loop;

a step hold circuit activating a step hold signal where the second voltage falls below the predetermined detection voltage during the first programming period; and

,

a step control circuit controlling the first voltage generating circuit in response to the step-up pulse signal and the step hold signal.

11. The device of claim 10, wherein the step hold circuit receives the second voltage.

12. The device of claim 10, wherein the second voltage is applied to the memory cell via a bitline and the step hold circuit detects the second voltage on the bitline.

13. The device of claim 10, further comprising a write driver circuit driving the memory cell with the second voltage;

wherein the step hold circuit detects the second voltage output from the write driver circuit.

14. The device of claim 10, wherein the step hold circuit detects the level of the second voltage in response to a signal output by the control logic circuit during the programming period of each program loop.

15. The device of claim 14, wherein the signal output by the control logic circuit is a bitline enable signal.

16. A method of programming a non-volatile memory device, the method comprising:

performing a first program loop comprising a programming period and a program verification period, wherein the programming period comprises applying a wordline voltage and a bitline voltage to a memory cell in the non-volatile memory device during the first program loop, and detecting whether the bitline voltage falls below a predetermined detection voltage;

determining programming conditions for a second program loop following the first program loop in response to a program condition being satisfied during the first program loop, wherein the program condition is satisfied during the first program loop upon detection of the bitline voltage falling below the predetermined detection voltage.

17. The method of claim 16, wherein the wordline voltage is applied to the memory cell using an incremental step-pulse programming scheme.

18. The method of claim 16, wherein the programming conditions for the second program loop are different from the programming conditions used in the first program loop in cases where the program condition is not satisfied for the first program loop;

wherein the program condition is not satisfied in cases where the bitline voltage does not fall below the predetermined detection voltage during the first program loop.

19. The method of claim 18, wherein different programming conditions for the second program loop in relation to the first program loop are characterized by increasing the wordline voltage by a predetermined amount between the first and second program loops.

20. The method of claim 16, wherein detecting whether the bitline voltage falls below the predetermined detection voltage occurs in response to an activation of a bitline enable signal output by a control logic circuit.

21. The method of claim 16, wherein detecting whether the bitline voltage falls below the predetermined detection voltage occurs during the programming period of each of the plurality of program loops.