High speed sensing amplifier for an MRAM cell
First Claim
1. A circuit for sensing a resistance state of a memory cell, the memory cell being capable of switching between a high resistance state and a low resistance state, comprising:
- a high reference cell in high resistance state;
a low reference cell in low resistance state;
a voltage supply for applying a predetermined voltage to the memory cell to generate an output current;
a set of differential amplifiers selectively coupled to the memory cell and the high and low reference cells; and
a sense amplifier coupled to the differential amplifiers,wherein the resistance of the high reference cell in high resistance state has a first margin of difference from the resistance of the memory cell in high resistance state the first margin of difference being determined by difference in area between the memory cell and the high reference cell, and wherein the resistance of the low reference cell in low resistance state has a second margin of difference from the resistance of the memory cell in low resistance state the second margin of difference being determined by difference in area between the memory cell and the low reference cell.
1 Assignment
0 Petitions
Accused Products
Abstract
A method and circuits are disclosed for sensing an output of a memory cell having high and low resistance states. A high reference cell is in high resistance state and a low reference cell is in low resistance state. The resistance of the high reference cell in high resistance state has a first margin of difference from the resistance of the memory cell in high resistance state. The resistance of the low reference cell in low resistance state has a second margin of difference from the resistance of the memory cell in low resistance state. Differential amplifiers coupled to the memory cell and the high and low reference cells provide a digital output representing the resistance state of the memory cell.
-
Citations
20 Claims
-
1. A circuit for sensing a resistance state of a memory cell, the memory cell being capable of switching between a high resistance state and a low resistance state, comprising:
-
a high reference cell in high resistance state; a low reference cell in low resistance state; a voltage supply for applying a predetermined voltage to the memory cell to generate an output current; a set of differential amplifiers selectively coupled to the memory cell and the high and low reference cells; and a sense amplifier coupled to the differential amplifiers, wherein the resistance of the high reference cell in high resistance state has a first margin of difference from the resistance of the memory cell in high resistance state the first margin of difference being determined by difference in area between the memory cell and the high reference cell, and wherein the resistance of the low reference cell in low resistance state has a second margin of difference from the resistance of the memory cell in low resistance state the second margin of difference being determined by difference in area between the memory cell and the low reference cell. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method for sensing a resistance state of a memory cell having a high resistance state and a low resistance state, comprising:
-
receiving an output current reflecting a resistance of the memory cell;
receiving a first reference current reflecting the high resistance state in the high reference cell;receiving a second reference current reflecting the low resistance state in the low reference cell; generating a first difference signal representing the difference between the output current and the first reference current; generating a second difference signal representing the difference between the output current and the second reference current; and comparing the first difference signal with the second difference signal; and generating a digital output based on the comparison representing the resistance state of the memory cell, wherein the resistance of the high reference cell in high resistance state has a first margin of difference from the resistance of the memory cell in high resistance state, and wherein the resistance of the low reference cell in low resistance state the first margin of difference being determined by difference in area between the memory cell and the high reference cell, has a second margin of difference from the resistance memory of the memory cell in low resistance state the second margin of difference being determined by difference in area between the memory cell and the low reference cell. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A circuit for sensing a resistance state of a memory cell coupled to a bit line and a word line, the memory cell being capable of switching between a high resistance state and a low resistance state, the circuit comprising:
-
a high reference cell in high resistance state, selectively coupled to the word line and a high reference bit line; a low reference cell in low resistance state, selectively coupled to the word line and a low reference bit line, wherein the memory cell, the high reference cell and the low reference cell are selected by a selection signal on the word line; a voltage supply for applying a predetermined voltage to the bit line, the high reference bit line and the second reference bit line to generate an output current reflecting a resistance of the memory cell, a high reference current reflecting the high resistance state of the high reference cell, and a second reference current reflecting the low resistance state of the low reference cell; a set of differential amplifiers selectively coupled to the memory cell and the high and low reference cells; and a sense amplifier coupled to the differential amplifiers, wherein the resistance of the high reference cell in high resistance state has a first margin of difference from the resistance of the memory cell in high resistance state the first margin of difference being determined by difference in area between the memory cell and the high reference cell, and wherein the resistance of the low reference cell in low resistance state has a second margin of difference from the resistance memory of the memory cell in low resistance state the second margin of difference being determined by difference in area between the memory cell and the low reference cell. - View Dependent Claims (19, 20)
-
Specification