Dynamic reconfiguration interrupt system and method
First Claim
1. A circuit comprising:
- a microprocessor for processing data;
a programmable functional component coupled to said microprocessor, wherein said programmable functional component includes a plurality of functional blocks programmable to provide a plurality of functions and configurations; and
a memory for storing data and instructions including interrupt handlers and instructions on dispatching operations to an appropriate interrupt handler for each one of said plurality of functions and configurations, said memory coupled to said microprocessor.
6 Assignments
0 Petitions
Accused Products
Abstract
The present invention system and method enables dynamic reconfiguration of an electronic device with appropriate interrupts in a convenient and efficient manner. A plurality of internal peripherals, an interconnecting component and the external coupling ports are programmably configurable to perform a variety of functions with different interrupts. In response to interrupt request names that are utilized in multiple configurations, an interrupt dispatcher component directs operations to an appropriate interrupt handler for a particular configuration based upon both the configuration image and the interrupt service request indicator. The electronic device can be automatically reconfigured based upon the existence of a predetermined condition by activating different configuration images and associated interrupts are automatically included. Pending interrupt state indicators are resolved (e.g., deleted) during the reconfiguration.
-
Citations
9 Claims
-
1. A circuit comprising:
-
a microprocessor for processing data; a programmable functional component coupled to said microprocessor, wherein said programmable functional component includes a plurality of functional blocks programmable to provide a plurality of functions and configurations; and a memory for storing data and instructions including interrupt handlers and instructions on dispatching operations to an appropriate interrupt handler for each one of said plurality of functions and configurations, said memory coupled to said microprocessor. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
Specification