×

Hermetic wafer-level packaging for MEMS devices with low-temperature metallurgy

  • US 7,291,513 B2
  • Filed: 12/07/2004
  • Issued: 11/06/2007
  • Est. Priority Date: 12/15/2003
  • Status: Active Grant
First Claim
Patent Images

1. A method of making a wafer-level package for a plurality of MEMS devices, wherein a sealed and hermetic micro-cavity is formed over each MEMS device, comprising:

  • preparing a MEMS wafer with a first bonding structure;

    preparing a lid wafer with a second bonding structure; and

    bonding said lid wafer to said MEMS wafer through said first and second bonding structures to create said wafer level package, andwherein said lid wafer and said MEMS wafer are substantially free of at least one component selected from the group consisting of alkali metals and chlorine;

    wherein said first and second bonding structures comprise respective anti-oxidation layers that are bonded together by an intervening solder layer between said respective anti-oxidation layers;

    wherein said anti-oxidation layers comprise a noble metal selected from the group consisting of platinum, rhodium and ruthenium;

    wherein said first bonding structure comprises a first seed layer on a MEMS device, a first structural underlayer over said first seed layer, and a first said anti-oxidation layer over said first structural underlayer; and

    wherein said second bonding structure comprises a second seed layer, a second structural underlayer over said second seed layer, a second said anti-oxidation over said second structural underlayer, andwherein said solder layer is provided on one of said anti-oxidation layers.

View all claims
  • 3 Assignments
Timeline View
Assignment View
    ×
    ×