Feed forward clock and data recovery unit
First Claim
1. A feed forward clock and data recovery unit for recovering a received serial data bit stream having:
- (a) feed forward phase tracking means for tracking of a sampling time to the center of a unit interval of the received data bit stream, wherein the feed forward phase tracking means comprises;
(a1) sampling phase generation means for generating equidistant sample phase signals which are output with a predetermined granularity;
(a2) an oversampling unit for oversampling the received data bit stream with the sample phase signals according to a predetermined oversampling rate;
(a3) a serial-to-parallel-conversion unit which converts the oversampled data stream into a deserialized data stream with a predetermined decimation factor;
(a4) a binary phase detection unit for detecting an average phase difference between the received serial data bit stream and the sample phase signal by adjusting a phase detector gain depending on the actual data density of the deserialized data stream such that the variation of the average phase detection gain is minimized; and
(a5) a loop filter for tracking of small phase offset of the detected average phase signal around an ideal sampling time at the center of the unit interval to generate a fine track control signal;
(a6) a finite state machine which detects whether the average phase signal has exceeded at least one predetermined phase threshold value and which generates a corresponding coarse shift control signal;
(a7) a binary rotator which rotates the deserialized data bit stream in response to the coarse shift control signal and in response to the fine track control signal;
(b) data recognition means for recovery of the received data stream which includes a number of parallel data recognition FIR-Filters, wherein each data recognition FIR-Filter comprises;
(b1) a weighting unit for weighting data samples of the deserialized data stream which has been adjusted to the ideal sampling time by the binary rotator;
(b2) a summing unit for summing up the weighted data samples; and
(b3) a comparator unit for comparing the summed up data samples with a threshold value to detect the logic value of a data bit within the received serial data bit stream.
5 Assignments
0 Petitions
Accused Products
Abstract
Disclosed is a feed forward clock and data recovery unit for recovering a received serial data bit stream having a feed forward phase tracking unit for tracking of a sampling time to the center of a unit interval of the received data bit stream. The feed forward phase tracking unit can include a sampling phase generation unit, an oversampling unit, a serial-to-parallel-conversion unit, a binary phase detection unit, a loop filter, a finite state machine, a binary rotator, and a data recognition unit for recovery of the received data stream which includes a number of parallel data recognition FIR-Filters. Further, each data recognition FIR-Filter can include a weighting unit for weighting data samples of the deserialized data stream, a summing unit for summing up the weighted data samples, and a comparator unit for comparing the summed up data samples with a threshold value.
-
Citations
36 Claims
-
1. A feed forward clock and data recovery unit for recovering a received serial data bit stream having:
-
(a) feed forward phase tracking means for tracking of a sampling time to the center of a unit interval of the received data bit stream, wherein the feed forward phase tracking means comprises; (a1) sampling phase generation means for generating equidistant sample phase signals which are output with a predetermined granularity; (a2) an oversampling unit for oversampling the received data bit stream with the sample phase signals according to a predetermined oversampling rate; (a3) a serial-to-parallel-conversion unit which converts the oversampled data stream into a deserialized data stream with a predetermined decimation factor; (a4) a binary phase detection unit for detecting an average phase difference between the received serial data bit stream and the sample phase signal by adjusting a phase detector gain depending on the actual data density of the deserialized data stream such that the variation of the average phase detection gain is minimized; and (a5) a loop filter for tracking of small phase offset of the detected average phase signal around an ideal sampling time at the center of the unit interval to generate a fine track control signal; (a6) a finite state machine which detects whether the average phase signal has exceeded at least one predetermined phase threshold value and which generates a corresponding coarse shift control signal; (a7) a binary rotator which rotates the deserialized data bit stream in response to the coarse shift control signal and in response to the fine track control signal; (b) data recognition means for recovery of the received data stream which includes a number of parallel data recognition FIR-Filters, wherein each data recognition FIR-Filter comprises; (b1) a weighting unit for weighting data samples of the deserialized data stream which has been adjusted to the ideal sampling time by the binary rotator; (b2) a summing unit for summing up the weighted data samples; and (b3) a comparator unit for comparing the summed up data samples with a threshold value to detect the logic value of a data bit within the received serial data bit stream. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34)
-
-
35. A feed forward clock and data recovery unit for recovering a received serial data bit stream having:
-
(a) feed forward phase tracking means for tracking of a sampling time to the center of a unit interval of the received data bit stream, wherein the feed forward phase tracking means comprises; (a1) sampling phase generation means for generating equidistant sample phase signals which are output with a predetermined granularity; (a2) an oversampling unit for oversampling the received data bit stream with the sample phase signals according to a predetermined oversampling rate; (a3) a binary phase detection unit for detecting an average phase difference between the received serial data bit stream and the sample phase signal by adjusting a phase detector gain (PDG) depending on the actual data density of the data stream such that the variation of the average phase detection gain is minimized; and (a4) a loop filter for tracking of small phase offset of the detected average phase signal around an ideal sampling time at the center of the unit interval to generate a fine track control signal; (a5) a finite state machine which detects whether the average phase signal has exceeded at least one predetermined phase threshold value and which generates a corresponding coarse shift control signal; (a6) a binary rotator which rotates the deserialized data bit stream in response to the coarse shift control signal and in response to the fine track control signal; (b) a data recognition unit for recovery of the received data stream which includes a number of parallel data recognition filters, wherein each data recognition filter comprises; (b1) a weighting unit for weighting data samples of the data stream which has been adjusted to the ideal sampling time by the binary rotator; (b2) a summing unit for summing up the weighted data samples; and (b3) a comparator unit for comparing the summed up data samples with a threshold value to detect the logic value of a data bit within the received serial data bit stream.
-
-
36. Method for clock and data recovery of a received serial data bit stream comprising the following steps:
(a1) oversampling the received data bit stream with sampling phase signals having a predetermined granularity; (a2) detecting an average phase difference between the received serial data bit stream and sampling phase signals by adjusting a phase detector gain depending on the data density of the data stream to minimize the variation of the average phase detector gain; (a3) filtering the detected average phase difference to generate a fine track control signal provided for tracking a small phase of the average phase signal around an ideal sampling time of the center of the unit interval; (a4) comparing the detected average phase difference with at least one threshold value to generate a coarse shift control signal; (a5) rotating the data stream in response to the coarse shift control signals and in response to the fine track control signal by means of a binary rotator; (b1) weighting data samples of the data stream around the ideal sampling time; (b2) summing up the weighted data samples; (b3) comparing the summed up weighted data samples with a threshold value to detect the logic value of the data bit within the serial data bit stream.
Specification