Method for power down interrupt in a data modem
First Claim
Patent Images
1. A method for power down interrupt in a data modem, comprising:
- detecting a power fault using detecting means in a power converter module;
generating a power-down interrupt signal and providing the power-down interrupt signal to a communication processor module;
receiving the power-down interrupt signal by a secondary interrupt controller in the communication processor module;
detecting a state in the power-down interrupt signal and generating an interrupt signal to a programmable interrupt controller;
providing an interrupt to a central processor vectored, via an interrupt descriptor table, to an interrupt request handler; and
effecting a response from an application-level power-down interrupt handler routine;
wherein the handler routine performs the steps of;
writing volatile information to a non-volatile storage; and
signaling an operating system to backup buffered data in a volatile memory to a non-volatile memory.
2 Assignments
0 Petitions
Accused Products
Abstract
An improved data modem (IDM) and method includes a communication processor module, a mass storage module, a power converter module, and one or more DSP modules. The communication processor module utilizes commercial off-the-shelf components as well as electrically programmable logic devices (EPLD), which are programmed to provide a watchdog timer, programmable interrupt controller, flash page addressing, ISA bus decoder and controller, and various circuits and logic.
57 Citations
2 Claims
-
1. A method for power down interrupt in a data modem, comprising:
-
detecting a power fault using detecting means in a power converter module; generating a power-down interrupt signal and providing the power-down interrupt signal to a communication processor module; receiving the power-down interrupt signal by a secondary interrupt controller in the communication processor module; detecting a state in the power-down interrupt signal and generating an interrupt signal to a programmable interrupt controller; providing an interrupt to a central processor vectored, via an interrupt descriptor table, to an interrupt request handler; and effecting a response from an application-level power-down interrupt handler routine; wherein the handler routine performs the steps of; writing volatile information to a non-volatile storage; and signaling an operating system to backup buffered data in a volatile memory to a non-volatile memory. - View Dependent Claims (2)
-
Specification
-
- Resources
Litigation Campaign Assessment
Thank you for your request. You will receive a custom alert email when the Litigation Campaign Assessment is available.
×
-
Current AssigneeElbit Systems of America LLC (Elbit Systems Limited)
-
Original AssigneeInnovative Concepts, Inc. (Elbit Systems Limited)
-
InventorsSmith, Troy, Smith, Gregory N., Woodward, Robert A., Weinberger, Barry P., Wexler, Michael M., Feldstein, Andy A., Long, Shawn M.
-
Primary Examiner(s)Cao; Chun
-
Assistant Examiner(s)Suryawanshi; Suresh K
-
Application NumberUS11/010,477Publication NumberTime in Patent Office1,064 DaysField of Search713/300, 713/1, 713/2, 714/14, 714/22, 714/34US Class Current713/300CPC Class CodesH04M 11/066 Telephone sets adapted for ...
